IS65LV256AL IS62LV256AL





MAY 2012

FEATURES

- High-speed access time: 20, 45 ns
- · Automatic power-down when chip is deselected
- · CMOS low power operation
 - 17 µW (typical) CMOS standby
 - 50 mW (typical) operating
- TTL compatible interface levels
- Single 3.3V power supply
- Fully static operation: no clock or refresh required
- · Three-state outputs
- · Industrial and Automotive temperatures available
- Lead-free available

DESCRIPTION


The *ISSI* IS62/65LV256AL is a very high-speed, low power, 32,768-word by 8-bit static RAM. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 15 ns maximum.

When \overline{CE} is HIGH (deselected), the device assumes a standby mode at which the power dissipation is reduced to 150 μ W (typical) with CMOS input levels.

Easy memory expansion is provided by using an active LOW Chip Enable (\overline{CE}). The active LOW Write Enable (\overline{WE}) controls both writing and reading of the memory.

The IS62/65LV256AL is available in the JEDEC standard 28-pin SOJ, 28-pin SOP, and the 28-pin TSOP (Type I) package.

FUNCTIONAL BLOCK DIAGRAM



Copyright © 2012 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

IS65LV256AL IS62LV256AL



PIN CONFIGURATION 28-Pin SOJ/ 28-pin SOP

| r | | |
|------|--------------|-----------|
| | | |
| A14 | [] 1 | 28 🛛 VDD |
| A12 | 2 | 27 🗌 🚾 |
| A7 | 3 | 26 🗌 A13 |
| A6 | 4 | 25 🗌 A8 |
| A5 | 5 | 24 🗌 A9 |
| A4 | 6 | 23 🗋 A11 |
| A3 | 7 | 22 🗍 🗡 |
| A2 | 8 | 21 🗌 A10 |
| A1 | 9 | 20 🗍 🔁 |
| A0 | 10 | 19 🗌 I/O7 |
| I/O0 | [11 | 18 🗌 I/O6 |
| I/O1 | 12 | 17 🗌 I/O5 |
| I/O2 | 13 | 16 🗍 I/O4 |
| GND | 14 | 15 🗍 I/O3 |
| | | |

PIN CONFIGURATION 28-Pin TSOP

| <u>OE</u> □ 22 ● | 21 🗖 A10 |
|------------------|-----------|
| A11 🗖 23 | 20 🗖 CE |
| A9 🗖 24 | 19 🔲 I/O7 |
| A8 🔲 25 | 18 🗖 I/O6 |
| A13 🗖 26 | 17 🔲 I/O5 |
| WE [] 27 | 16 🔲 I/O4 |
| VDD 🔲 28 | 15 🔲 I/O3 |
| A14 🔲 1 | 14 🗖 GND |
| A12 🗖 2 | 13 🔲 I/O2 |
| A7 🗖 3 | 12 🗖 I/O1 |
| A6 🗖 4 | 11 🗖 I/O0 |
| A5 🗖 5 | 10 🗖 AO |
| A4 🗖 6 | 9 🗖 A1 |
| A3 🗖 7 | 8 🗖 A2 |
| | |

PIN DESCRIPTIONS

| A0-A14 | Address Inputs |
|----------|---------------------|
| CE | Chip Enable Input |
| ŌĒ | Output Enable Input |
| WE | Write Enable Input |
| I/O0-I/O | 7 Input/Output |
| Vdd | Power |
| GND | Ground |

TRUTH TABLE

| Mode | WE | CE | ŌĒ | I/O Operation | VDD Current |
|------------------------------|----|----|----|---------------|-------------|
| Not Selected (Power-down) | Х | Н | Х | High-Z | ISB1, ISB2 |
| Output Disabled | Н | L | Н | High-Z | lcc1, lcc2 |
| Read | Н | L | L | Dout | lcc1, lcc2 |
| Write | L | L | Х | Din | lcc1, lcc2 |

ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Parameter | Value | Unit |
|--------|--------------------------------------|--------------|------|
| VTERM | Terminal Voltage with Respect to GND | –0.5 to +4.6 | V |
| TBIAS | Temperature Under Bias | -55 to +125 | °C |
| Тѕтс | Storage Temperature | –65 to +150 | °C |
| Ρτ | Power Dissipation | 0.5 | W |
| Ιουτ | DC Output Current (LOW) | 20 | mA |

Note:

 Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

| Part No. | Range | Ambient Temperature | VDD |
|-------------|------------|---------------------|------------|
| IS62LV256AL | Commercial | 0°C to +70°C | 3.3V +10% |
| IS62LV256AL | Industrial | –40°C to +85°C | 3.3V ± 10% |
| IS65LV256AL | Automotive | -40°C to +125°C | 3.3V ± 10% |

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

| Symbol | Parameter | Test Conditions | | Min. | Max. | Unit |
|--------|----------------------------------|------------------------------------|-------|------|-----------|------|
| Vон | Output HIGH Voltage | Vdd = Min., Iон = -2.0 mA | | 2.4 | _ | V |
| Vol | Output LOW Voltage | VDD = Min., Io∟ = 4.0 mA | | — | 0.4 | V |
| VIH | Input HIGH Voltage | | | 2.2 | VDD + 0.3 | V |
| VIL | Input LOW Voltage ⁽¹⁾ | | | -0.3 | 0.8 | V |
| LI | Input Leakage | $GND \leq Vin \leq Vdd$ | Com. | -1 | 1 | μA |
| | | | Ind. | -2 | 2 | |
| | | | Auto. | -10 | 10 | |
| Ilo | Output Leakage | GND ≤ Vout ≤ VDD, Outputs Disabled | Com. | -1 | 1 | μA |
| | | | Ind. | -2 | 2 | |
| | | | Auto. | -10 | 10 | |

Notes:

1. $V_{IL} = -3.0V$ for pulse width less than 10 ns.

2. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.



POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

| Symbo | ol Parameter | Test Conditions | | -20 ns Min. Max. | -45 ns Min. Max. | Unit |
|-------|-----------------------|-----------------------------------------|---------------------|---------------------|---------------------|------|
| Icc1 | VDD Operating | $V_{DD} = Max., \overline{CE} = V_{IL}$ | Com. | — 4 | — 4 | mA |
| | Supply Current | Iout = 0 mA, f = 0 | Ind. Auto. | — 5 — — | — 5 — 8 | |
| Icc2 | VDD Dynamic Operating | $V_{DD} = Max., \overline{CE} = V_{IL}$ | Com. | — 20 | — 10 | mA |
| | Supply Current | IOUT = 0 mA, $f = f_{MAX}$ | Ind. | — 25 | — 12 | |
| | | | Auto. | | — 20 | |
| | | | typ. ⁽²⁾ | 15 | 7 | |
| ISB1 | TTL Standby Current | VDD = Max., | Com. | — 1.5 | — 1.5 | mA |
| | (TTL Inputs) | $V_{IN} = V_{IH} \text{ or } V_{IL}$ | Ind. | — 1.8 | — 1.8 | |
| | | $\overline{CE} \ge V_{IH}, f = 0$ | Auto. | | — 2 | |
| ISB2 | CMOS Standby | VDD = Max., | Com. | — 15 | — 15 | μA |
| | Current (CMOS Inputs) | $\overline{CE} \leq V_{DD} - 0.2V$, | Ind. | — 20 | — 20 | |
| | | $V_{IN} > V_{DD} - 0.2V$, or | Auto. | | — 50 | |
| | | $V_{\text{IN}} \leq 0.2 V, \ f=0$ | typ. ⁽²⁾ | 2 | 2 | |

Note:

1. At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

2. Typical values are measured at VDD = 3.3V, TA = $25^{\circ}C$ and not 100% tested.

CAPACITANCE^(1,2)

| Symbol | Parameter | Conditions | Max. | Unit |
|--------|--------------------|---------------|------|------|
| CIN | Input Capacitance | $V_{IN} = 0V$ | 6 | pF |
| Соит | Output Capacitance | VOUT = 0V | 5 | pF |

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.

2. Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz, $V_{DD} = 3.3V$.

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

| | | -20 | ns | -45 | ns | |
|----------------------------|---------------------|------|------|------|------|------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Unit |
| t RC | Read Cycle Time | 20 | _ | 45 | | ns |
| taa | Address Access Time | | 20 | _ | 45 | ns |
| tона | Output Hold Time | 2 | _ | 2 | _ | ns |
| t ACE | CE Access Time | | 20 | _ | 45 | ns |
| t DOE | OE Access Time | | 10 | _ | 25 | ns |
| tlzoe ⁽²⁾ | OE to Low-Z Output | 0 | _ | 0 | _ | ns |
| thzoe ⁽²⁾ | OE to High-Z Output | | 9 | 0 | 20 | ns |
| tLZCE ⁽²⁾ | CE to Low-Z Output | 3 | _ | 3 | — | ns |
| tHZCE ⁽²⁾ | CE to High-Z Output | _ | 9 | 0 | 20 | ns |
| t PU ⁽³⁾ | CE to Power-Up | 0 | _ | 0 | _ | ns |
| t PD ⁽³⁾ | CE to Power-Down | _ | 18 | _ | 30 | ns |

Notes:

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.


2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

3. Not 100% tested.

AC TEST CONDITIONS

| Parameter | Unit |
|-------------------------------------------------|---------------------|
| Input Pulse Level | 0V to 3.0V |
| Input Rise and Fall Times | 3 ns |
| Input and Output Timing and Reference Levels | 1.5V |
| Output Load | See Figures 1 and 2 |

AC TEST LOADS




IS65LV256AL IS62LV256AL




AC WAVEFORMS

READ CYCLE NO. 1^(1,2)



READ CYCLE NO. 2(1,3)



Notes:

- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$. 3. Address is valid prior to or coincident with \overline{CE} LOW transitions.



WRITE CYCLE SWITCHING CHARACTERISTICS^(1,3) (Over Operating Range)

| | | -20 ו | ns | -45 | ns | |
|----------------------|---------------------------------|-------|------|------|------|------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Unit |
| twc | Write Cycle Time | 20 | | 45 | _ | ns |
| t SCE | CE to Write End | 15 | | 35 | _ | ns |
| taw | Address Setup Time to Write End | 14 | | 25 | _ | ns |
| tна | Address Hold from Write End | 0 | | 0 | — | ns |
| t sa | Address Setup Time | 0 | | 0 | _ | ns |
| tPWE ⁽⁴⁾ | WE Pulse Width | 14 | | 25 | _ | ns |
| tsp | Data Setup to Write End | 13 | | 20 | _ | ns |
| t HD | Data Hold from Write End | 0 | | 0 | _ | ns |
| tHZWE ⁽²⁾ | WE LOW to High-Z Output | _ | 8 | _ | 20 | ns |
| tLZWE ⁽²⁾ | WE HIGH to Low-Z Output | 0 | | 0 | — | ns |

Notes:

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.


2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

3. The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.

4. Tested with OE HIGH.


AC WAVEFORMS

WRITE CYCLE NO. 1 (WE Controlled)^(1,2)





WRITE CYCLE NO. 2 (CE Controlled)^(1,2)



Notes:

- 1. The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if $\overline{OE} \ge V_{IH}$.




DATA RETENTION SWITCHING CHARACTERISTICS

| Symbol | Parameter | Test Condition | | Min. | Тур. | Max. | Unit |
|--------------|---------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------|------|-------|----------------|------|
| Vdr | VDD for Data Retention | See Data Retention Waveform | | 2.0 | | 3.6 | V |
| ldr | Data Retention Current | $\label{eq:VDD} \begin{array}{l} V_{DD} = 2.0V, \ \overline{CE} \geq V_{DD} - 0.2V \\ V_{IN} \geq V_{DD} - 0.2V, \ \text{or} \ V_{IN} \leq V_{SS} + 0.2V \end{array}$ | Com. Ind. Auto. typ. ⁽¹⁾ | | 2 | 15 20 50 | μA |
| t SDR | Data Retention Setup Time | See Data Retention Waveform | | 0 | | _ | ns |
| t RDR | Recovery Time | See Data Retention Waveform | | trc | | — | ns |

Note:

1. Typical Values are measured at $V_{DD} = 3.3V$, $T_A = 25^{\circ}C$ and not 100% tested.

DATA RETENTION WAVEFORM (CE Controlled)





ORDERING INFORMATION

Commercial Range: 0°C to +70°C

| Speed (ns) | Order Part No. | Package |
|------------|------------------|--------------------------------|
| 20 | IS62LV256AL-20T | TSOP |
| | IS62LV256AL-20TL | TSOP, Lead-free |
| | IS62LV256AL-20JL | 300-mil Plastic SOJ, Lead-free |
| 45 | IS62LV256AL-45T | TSOP |
| | IS62LV256AL-45TL | TSOP, Lead-free |


Industrial Range: -40°C to +85°C

| Speed (ns) | Order Part No. | Package |
|------------|-------------------|--------------------------------|
| 20 | IS62LV256AL-20TI | TSOP |
| | IS62LV256AL-20TLI | TSOP, Lead-free |
| | IS62LV256AL-20JLI | 300-mil Plastic SOJ, Lead-free |
| 45 | IS62LV256AL-45TI | TSOP |
| | IS62LV256AL-45TLI | TSOP, Lead-free |
| | IS62LV256AL-45ULI | 330-mil Plastic SOP, Lead-free |


Automotive Range: -40°C to +125°C

| Speed (ns) | Order Part No. | Package |
|------------|--------------------|--------------------------------|
| 45 | IS65LV256AL-45TA3 | TSOP |
| | IS65LV256AL-45TLA3 | TSOP, Lead-free |
| | IS65LV256AL-45ULA3 | 330-mil Plastic SOP, Lead-free |





Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774 Rev. C 05/09/12



Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774 Rev. C 05/09/12

IS65LV256AL IS62LV256AL



