Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

STM8S007C8T6 Datasheet PDF - STMicroelectronics

Part Name
Description
MFG CO.
Other PDF
  2015  
PDF
STM8S007C8T6 Datasheet PDF : PDF DOWNLOAD     
STM8S007C8T6 image

Description
The STM8S007C8 value line 8-bit microcontrollers offer 64 Kbytes of Flash program memory. They are referred to as high-density devices in the STM8S microcontroller family reference manual (RM0016).
The STM8S007C8 value line devices provide the following benefits: reduced system cost, performance, robustness, short development cycles, and product longevity.

Features
ā€¢ Core
   ā€“ Max fCPU: up to 24 MHz, 0 wait states @ fCPU ā‰¤ 16 MHz
   ā€“ Advanced STM8 core with Harvard architecture and 3-stage pipeline
   ā€“ Extended instruction set
   ā€“ Max 20 MIPS @ 24 MHz
ā€¢ Memories
   ā€“ Program: 64 Kbytes Flash; data retention 20 years at 55 Ā°C after 100 cycles
   ā€“ Data: 128 bytes true data EEPROM; endurance 100 kcycles
   ā€“ RAM: 6 Kbytes
ā€¢ Clock, reset and supply management
   ā€“ 2.95 to 5.5 V operating voltage
   ā€“ Low power crystal resonator oscillator
   ā€“ External clock input
   ā€“ Internal, user-trimmable 16 MHz RC
   ā€“ Internal low power 128 kHz RC
   ā€“ Clock security system with clock monitor
   ā€“ Wait, active-halt, & halt low power modes
   ā€“ Peripheral clocks switched off individually
   ā€“ Permanently active, low consumption power-on and power-down reset
ā€¢ Interrupt management
   ā€“ Nested interrupt controller with 32 interrupts
   ā€“ Up to 37 external interrupts on 6 vectors
ā€¢ Timers
   ā€“ 2x 16-bit general purpose timers, with 2+3 CAPCOM channels (IC, OC or PWM)
   ā€“ Advanced control timer: 16-bit, 4 CAPCOM channels, 3 complementary outputs, deadtime insertion and flexible synchronization
   ā€“ 8-bit basic timer with 8-bit prescaler
   ā€“ Auto wakeup timer
   ā€“ Window watchdog, independent watchdog
ā€¢ Communications interfaces
   ā€“ UART with clock output for synchronous operation - LIN master mode
   ā€“ UART with LIN 2.1 compliant, master/slave modes and automatic resynchronization
   ā€“ SPI interface up to 10 Mbit/s
   ā€“ I2C interface up to 400 Kbit/s
ā€¢ 10-bit ADC with up to 16 channels
ā€¢ I/Os
   ā€“ 38 I/Os including 16 high sink outputs
   ā€“ Highly robust I/O design, immune against current injection
   ā€“ Development support
   ā€“ Single wire interface module (SWIM) and debug module (DM)

 

Share Link: 

All Rights Reserved Ā© qdatasheet.com  [ Privacy Policy ] [ Contact Us ]