Part Name
Description
View
Up to 60,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density
Up to 60,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density
Up to 60,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density
Up to 60,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density
Up to 60,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density
Up to 60,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density
Up to 60,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density
Up to 60,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density
Up to 60,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density
Up to 60,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density
Up to 60,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density
Up to 60,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density
66 MHz/64-bit PCI Master/Target with Embedded Programmable Logic and dual Port SRAM
66 MHz/64-bit PCI Master/Target with Embedded Programmable Logic and dual Port SRAM
66 MHz/64-bit PCI Master/Target with Embedded Programmable Logic and dual Port SRAM
66 MHz/64-bit PCI Master/Target with Embedded Programmable Logic and dual Port SRAM
66 MHz/64-bit PCI Master/Target with Embedded Programmable Logic and dual Port SRAM
66 MHz/64-bit PCI Master/Target with Embedded Programmable Logic and dual Port SRAM
66 MHz/64-bit PCI Master/Target with Embedded Programmable Logic and dual Port SRAM
66 MHz/64-bit PCI Master/Target with Embedded Programmable Logic and dual Port SRAM
66 MHz/64-bit PCI Master/Target with Embedded Programmable Logic and dual Port SRAM
66 MHz/64-bit PCI Master/Target with Embedded Programmable Logic and dual Port SRAM
66 MHz/64-bit PCI Master/Target with Embedded Programmable Logic and dual Port SRAM
66 MHz/64-bit PCI Master/Target with Embedded Programmable Logic and dual Port SRAM
66 MHz/64-bit PCI Master/Target with Embedded Programmable Logic and dual Port SRAM
66 MHz/64-bit PCI Master/Target with Embedded Programmable Logic and dual Port SRAM
66 MHz/64-bit PCI Master/Target with Embedded Programmable Logic and dual Port SRAM
66 MHz/64-bit PCI Master/Target with Embedded Programmable Logic and dual Port SRAM
66 MHz/64-bit PCI Master/Target with Embedded Programmable Logic and dual Port SRAM
66 MHz/64-bit PCI Master/Target with Embedded Programmable Logic and dual Port SRAM
66 MHz/64-bit PCI Master/Target with Embedded Programmable Logic and dual Port SRAM
66 MHz/64-bit PCI Master/Target with Embedded Programmable Logic and dual Port SRAM