9S12HA48 View Datasheet(PDF) - Freescale Semiconductor

Part Name

Description

MFG CO.

9S12HA48

Covers MC9S12HY/HA Family S12 Microcontrollers

Freescale Semiconductor

'9S12HA48' PDF : 790 Pages View PDF

Prev 41 42 43 44 45 46 47 48 49 50 Next

Device Overview MC9S12HY/HA-Family
1.7.3.26 PP[7:0] / PWM[7:0] / FP[7:0] — Port P I/O Pins [7:0]
PP[7:0] are a general-purpose input or output pins. They can be conﬁgured as frontplane segment driver
outputs FP[7:0]. They can be conﬁgured as pulse width modulator (PWM) channels 7-0 output.
1.7.3.27 PH[7:4] / FP[26:23] — Port H I/O Pins [7:4]
PH[7:4] are a general-purpose input or output pins. They can be conﬁgured as frontplane segment driver
outputs FP[26:23].
1.7.3.28 PH3 / SS / SDA / FP[22]— Port H I/O Pin 3
PH3 is a general-purpose input or output pin. It can be conﬁgured as frontplane segment driver output
FP[22]. It can be conﬁgured as the slave selection pin SS for the serial peripheral interface (SPI). It can be
conﬁgured as the serial data pin SDA as IIC module.
1.7.3.29 PH2 / ECLK / SCK / FP[21] — Port H I/O Pin 2
PH2 is a general-purpose input or output pin. It can be conﬁgured as frontplane segment driver output
FP[21]. It can be conﬁgured as the serial clock SCK of the serial peripheral interface (SPI). It can be
conﬁgured to drive the internal bus clock ECLK. ECLK can be used as a timing reference. The ECLK
output has a programmable prescaler.
1.7.3.30 PH1 / MOSI / FP[20] — Port H I/O Pin 1
PH1 is a general-purpose input or output pin. It can be conﬁgured as frontplane segment driver output
FP[20]. It can be conﬁgured as the master output (during master mode) or slave input pin (during slave
mode) MOSI of the serial peripheral interface (SPI).
1.7.3.31 PH0 / MISO / SCL / FP[19] — Port H I/O Pin 0
PH0 is a general-purpose input or output pin. It can be conﬁgured as frontplane segment driver output
FP[19]. It can be conﬁgured as the master input (during master mode) or slave output pin (during slave
mode) MISO for the serial peripheral interface (SPI).It can be conﬁgured as the serial clock pin SCL as
IIC module.
1.7.3.32 PT[7:4] / IOC0[7:4] / KWT[7:4] / FP[16:13] — Port T I/O Pins [7:4]
PT[7:4] are a general-purpose input or output pins. They can be conﬁgured as frontplane segment driver
outputs FP[16:13]. They can be conﬁgured as timer (TIM0) channels 7-4. They can be conﬁgured as key
wakeup inputs.
MC9S12HY/HA-Family Reference Manual, Rev. 1.02
Freescale Semiconductor
41

Share Link: