9S12HY32 View Datasheet(PDF) - Freescale Semiconductor
Part Name
Description
MFG CO.
'9S12HY32' PDF : 790 Pages View PDF
Port Integration Module (S12HYPIMV1)
Table 2-6. DDRA Register Field Descriptions
Field
7-4,2
DDRA
Description
Port A Data Direction—
This bit determines whether the associated pin is an input or output.
If corresponding LCD segment is enabled, it will be forced as input/output disable
3
DDRA
1 Associated pin is configured as output
0 Associated pin is configured as input
Port A Data Direction—
This bit determines whether the associated pin is an input or output.
If corresponding LCD segment is enabled, it will be forced as input/output disabled
Else if API_EXTCLK is enabled, it will be forced as output
1
DDRA
1 Associated pin is configured as output
0 Associated pin is configured as input
Port A Data Direction—
This bit determines whether the associated pin is an input or output.
If corresponding LCD segment is enabled, it will be forced as input/output disabled
Else if XIRQ is enabled, it will be forced as input
0
DDRA
1 Associated pin is configured as output
0 Associated pin is configured as input
Port A Data Direction—
This bit determines whether the associated pin is an input or output.
If corresponding LCD segment is enabled, it will be forced as input/output disabled
Else if /IRQ is enabled, it will be forced as input
1 Associated pin is configured as output
0 Associated pin is configured as input
2.3.6 Port B Data Direction Register (DDRB)
Address 0x0003 (PRR)
R
W
Reset
7
DDRB7
0
1 Read: Anytime
Write: Anytime
6
DDRB6
5
DDRB5
4
DDRB4
3
DDRB3
2
DDRB2
0
0
0
0
0
Figure 2-4. Port B Data Direction Register (DDRB)
Access: User read/write1
1
0
DDRB1
DDRB0
0
0
MC9S12HY/HA-Family Reference Manual, Rev. 1.02
Freescale Semiconductor
73
Share Link: 
