A3984LP View Datasheet(PDF) - Allegro MicroSystems
Part Name
Description
MFG CO.
'A3984LP' PDF : 12 Pages View PDF
A3984
DMOS Microstepping Driver with Translator
Functional Block Diagram
0.22 uF
0.1 uF
VDD
REF
VREG
Current
Regulator
DAC
STEP
DIR
RESET
MS1
MS2
Translator
ENABLE
SLEEP
DAC
PWM Latch
Blanking
Mixed Decay
Control
Logic
PWM Latch
Blanking
Mixed Decay
ROSC
OSC
CP1
CP2
Charge
Pump
VCP
DMOS Full Bridge
VBB1
0.1 uF
OUT1A
OUT1B
Gate
Drive
DMOS Full Bridge
SENSE1
RS1
VBB2
OUT2A
OUT2B
SENSE2
RS2
VREF
Allegro MicroSystems, Inc.
3
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com
Share Link: 
