Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

A3985SLDTR-T View Datasheet(PDF) - Allegro MicroSystems

Part Name
Description
MFG CO.
A3985SLDTR-T
Allegro
Allegro MicroSystems Allegro
'A3985SLDTR-T' PDF : 15 Pages View PDF
1 2 3 4 5 6 7 8 9 10 Next
A3985
Digitally Programmable
Dual Full-Bridge MOSFET Driver
ELECTRICAL CHARACTERISTICS, continued, at TA = 25°C, VDD = 5 V, VBB = 12 to 50 V, unless noted otherwise
Characteristics
Symbol
Test Conditions
Min. Typ. Max. Units
Serial Data Timing
Serial Clock High Time
tSCKH
50
ns
Serial Clock Low Time
tSCKL
50
ns
Strobe Lead Time
tSTLD
30
ns
Strobe Lag Time
tSTLG
30
ns
Strobe High Time
tSTRH
150
ns
Data Out Enable Time
tSDOE
40
ns
Data Out Disable Time
tSDOD
30
ns
Data Out Valid Time from SCK Falling
tSDOV
40
ns
Data Out Hold Time from SCK Falling
tSDOH
5
ns
Data In Set-up Time to SCK Rising
tSDIS
15
ns
Data In Hold Time from SCK Rising
tSDIH
10
ns
WC Set-up Time to STR Rising
tSWCS
15
ns
WC Hold Time from STR Rising
tSWCH
50
ns
WC Hold Time from STR Falling
tSLWCH
30
ns
1For input and output current specifications, negative current is defined as coming out of (sourcing) the specified device pin.
2Current Trip Point Error is the difference between actual current trip point and the target current trip point, referred to full
scale (100%) current: EITrip = 100 × (ITripActual – ITripTarget) / IFullScale %
Serial Data Timing Diagram
WC
STR
SCK
tSTLD
SDI
tSDOE
SDO
**
tSCKH
tSDIS
D18
tSDIH
tSDOV
tSDOH
D18*
tSLWCH
tSCKL
D17
D17*
Dx = Current data transfer block
Dx* = Previous data transfer block
** = Undefined, usually LSB from previous transfer
tSWCS
tSWCH
tSTLG
tSTRH
D0
tSDOD
D0*
Allegro MicroSystems, Inc.
6
115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000
www.allegromicro.com
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]