Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

A4980LP View Datasheet(PDF) - Allegro MicroSystems

Part Name
Description
MFG CO.
A4980LP
Allegro
Allegro MicroSystems Allegro
'A4980LP' PDF : 44 Pages View PDF
1 2 3 4 5 6 7 8 9 10 Next
A4980
Automotive, Programmable Stepper Driver
ELECTRICAL CHARACTERISTICS1,2 (continued) Valid at TJ = –40°C to 150°C, VBB = 6 to 28 V, VDD = 3.3 V; unless otherwise noted
Characteristics
Symbol
Test Conditions
Min.
Typ.
Max.
Unit
Current Control (continued)
Reference Input Current
IREF
Maximum Sense Voltage
VSMAX
Current Trip Point Error5
EITrip
Logic Input And Output – DC Parameters
VREF = 2 V, MxI0 = MxI1 = 1
–3
0
3
μA
125
mV
±5
%
Input Low Voltage
VIL
Input High Voltage
VIH
Input Hysteresis
VIhys
Input Current (Except RESETn)
IIN
Input Pull-Down Resistor (RESETn)
RPD
Output Low Voltage
VOL
Output High Voltage
VOH
Output Leakage (SDO)
IO
Logic Input And Output – Dynamic Parameters
0 V < VIN < VDD
IOL = 2 mA
IOL = –2 mA
0 V < VO < VDD, STRn = 1
0.3 × VDD
V
0.7 × VDD
V
250
500
mV
–1
1
μA
50
kΩ
0.2
0.4
V
VDD–0.4 VDD–0.2
V
–1
1
μA
Reset Pulse Width
tRST
0.2
4.5
μs
Reset Shutdown Width
tRSD
10
μs
Input Pulse Filter Time (STEP, DIR)
tPIN
35
ns
Clock High Time
tSCKH A in figure 1
50
ns
Clock Low Time
tSCKL B in figure 1
50
ns
Strobe Lead Time
tSTLD C in figure 1
30
ns
Strobe Lag Time
tSTLG D in figure 1
30
ns
Strobe High Time
tSTRH E in figure 1
300
ns
Data Out Enable Time
tSDOE F in figure 1
40
ns
Data Out Disable Time
tSDOD G in figure 1
30
ns
Data Out Valid Time from Clock Falling tSDOV H in figure 1
40
ns
Data Out Hold Time from Clock Falling tSDOH I in figure 1
5
ns
Data In Set-Up Time to Clock Rising
tSDIS J in figure 1
15
ns
Data In Hold Time From Clock Rising
tSDIH K in figure 1
10
ns
STEP Rising to STRn Rising
Setup Time
tSPS L in figure 1, only when D15 = 1 and D14 = 0
100
ns
STEP Rising from STRn Rising
Hold Time
tSPH M in figure 1, only when D15 = 1 and D14 = 0
300
ns
Step High Time
Step Low Time
Setup Time Control Input Change
to STEP
tSTPL
tSTPH
tSU
MS1, MS2, DIR
1
1
200
μs
μs
ns
Hold Time Control Input Change
from STEP
tH
MS1, MS2, DIR
200
ns
Wake-Up from RESET
tEN
1
ms
Continued on the next page…
Allegro MicroSystems, Inc.
5
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]