A4983SET View Datasheet(PDF) - Allegro MicroSystems
Part Name
Description
MFG CO.
'A4983SET' PDF : 16 Pages View PDF
A4983
DMOS Microstepping Driver with Translator
Pin-out Diagram
OUT2B 1
ENABLE 2
GND 3
CP1 4
CP2 5
VCP 6
NC 7
PAD
21 OUT1B
20 NC
19 DIR
18 GND
17 REF
16 STEP
15 VDD
Terminal List Table
Name
Number
Description
CP1
4
Charge pump capacitor terminal
CP2
5
Charge pump capacitor terminal
VCP
6
Reservoir capacitor terminal
VREG
8
Regulator decoupling terminal
MS1
9
Logic input
MS2
10
Logic input
MS3
11
Logic input
RESET
12
Logic input
ROSC
13
Timing set
SLEEP
14
Logic input
VDD
15
Logic supply
STEP
16
Logic input
REF
GND
17
3, 18
Gm reference voltage input
Ground*
DIR
19
Logic input
OUT1B
21
DMOS Full Bridge 1 Output B
VBB1
22
Load supply
SENSE1
23
Sense resistor terminal for Bridge 1
OUT1A
24
DMOS Full Bridge 1 Output A
OUT2A
26
DMOS Full Bridge 2 Output A
SENSE2
27
Sense resistor terminal for Bridge 2
VBB2
28
Load supply
OUT2B
1
DMOS Full Bridge 2 Output B
ENABLE
2
Logic input
NC
7, 20, 25
No connection
PAD
–
Exposed pad for enhanced thermal dissipation*
*The GND pins must be tied together externally by connecting to the PAD ground plane
under the device.
Allegro MicroSystems, Inc.
15
115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000
www.allegromicro.com
Share Link: 
