AAT3141ITP-T1 View Datasheet(PDF) - Advanced Analogic Technologies
Part Name
Description
MFG CO.
AAT3141ITP-T1
Advanced Analogic Technologies
'AAT3141ITP-T1' PDF : 16 Pages View PDF
AAT3141
High Efficiency 1X/1.5X/2X Charge Pump
for White LED Applications
AS2Cwire™ Serial Interface
The current source output magnitude is controlled
by the Advanced Simple Serial Control (AS2Cwire)
serial digital input. AS2Cwire adds addressing
capability for multiple data registers over the
Simple Serial Control™ (S2Cwire™), which is only
capable of controlling a single register. The
AAT3141 has two registers. One contains the cur-
rent level setting for outputs D1-D3, and the other
contains the current level setting for output D4.
Three addresses are used to control the two regis-
ters. Address 0 addresses both registers simulta-
neously to allow the loading of both registers with
the same data using a single write protocol.
Address 1 addresses register 1 for D1-D3 current
level settings. Address 2 addresses register 2 for
D4 current level settings.
As with S2Cwire, AS2Cwire relies on the number of
rising edges of the EN/SET pin to address and load
the registers. AS2Cwire latches data or address
after the EN/SET pin has been held high for time
TLAT. Address or data is differentiated by the num-
ber of EN/SET rising edges. Since the data regis-
ters are 5 bits each, the differentiating number of
pulses is 25 or 32, so that address 0 is signified by
33 rising edges, address 1 by 34 rising edges and
address 2 by 35 rising edges. Data is set to any
number of rising edges between 1 and including
32. A typical write protocol is a burst of EN/SET ris-
ing edges, signifying a particular address, followed
by a pause with EN/SET held high for the TLAT time-
out period, a burst of rising edges signifying data,
and a TLAT timeout for the data registers. Once an
address is set, then multiple writes to the corre-
sponding data register are allowed. Address 0 is
the default address on the first rising edge after the
AAT3141 has been disabled. If data is presented
on the first rising edge with no prior address, both
data registers are simultaneously loaded.
When EN/SET is held low for an amount of time
greater than TOFF, the AAT3141 enters into shutdown
mode and draws less than 1µA from VIN. Data and
Address registers are reset to 0 during shutdown.
AS2Cwire Serial Interface Addressing
Address
0
1
2
EN/SET Rising Edges
33
34
35
AS2Cwire Serial Interface Timing
Address
THI
TLO
TLAT
EN/SET
1
2
33
34
1
Address
0
Data Register
1 & 2: D1-D4
1: D1-D3
2:
D4
Data
TLAT
2 . . . n <= 32
1
Data Reg 1
0
n
Data Reg 2
0
12
3141.2004.07.0.91
Share Link: 