ACS714LLCTR-05B-T View Datasheet(PDF) - Allegro MicroSystems
Part Name
Description
MFG CO.
ACS714LLCTR-05B-T
Allegro MicroSystems
'ACS714LLCTR-05B-T' PDF : 19 Pages View PDF
ACS714
Automotive Grade, Fully Integrated, Hall Effect-Based Linear Current Sensor IC
with 2.1 kVRMS Voltage Isolation and a Low-Resistance Current Conductor
Chopper Stabilization Technique
Chopper Stabilization is an innovative circuit technique that is
used to minimize the offset voltage of a Hall element and an
associated on-chip amplifier. Allegro has a Chopper Stabiliza-
tion technique that nearly eliminates Hall IC output drift induced
by temperature or package stress effects. This offset reduction
technique is based on a signal modulation-demodulation process.
Modulation is used to separate the undesired DC offset signal
from the magnetically induced signal in the frequency domain.
Then, using a low-pass filter, the modulated DC offset is sup-
pressed while the magnetically induced signal passes through
the filter. As a result of this chopper stabilization approach, the
output voltage from the Hall IC is desensitized to the effects
of temperature and mechanical stress. This technique produces
devices that have an extremely stable Electrical Offset Voltage,
are immune to thermal stress, and have precise recoverability
after temperature cycling.
This technique is made possible through the use of a BiCMOS
process that allows the use of low-offset and low-noise amplifiers
in combination with high-density logic integration and sample
and hold circuits.
Regulator
Hall Element
Clock/Logic
Amp
Low-Pass
Filter
Concept of Chopper Stabilization Technique
Typical Applications
+5 V
CBYP
0.1 µF
1 IP+
8
VCC
2 IP+ VIOUT 7
COUT
0.1 µF
VOUT
RF
IP
ACS714
3 IP– FILTER
4 IP– GND
10 kΩ
6
5
R1
1 MΩ
CF
1 nF
R2
33 kΩ
C2
0.1 µF
R4
10 kΩ
+
–
U1
D1
LT1178 1N914
R3
330 kΩ
C1
0.1 µF
VPEAK
VRESET
Q1
2N7002
Application 2. Peak Detecting Circuit
+5 V
CBYP
0.1 µF
1 IP+
8
VCC
2 IP+ VIOUT 7
VOUT
D1
1N4448W
IP
ACS714
RF
2 kΩ R1
3 IP– FILTER 6
4 IP– GND 5
10 kΩ
CF
1 nF
C1
A-to-D
Converter
Application 4. Rectified Output. 3.3 V scaling and rectification application
for A-to-D converters. Replaces current transformer solutions with simpler
ACS circuit. C1 is a function of the load resistance and filtering desired.
R1 can be omitted if the full range is desired.
+5 V
CBYP
0.1 µF
R1
100 kΩ
R2
1 IP+
8
VCC
2 IP+ VIOUT 7
100 kΩ
IP
ACS714
RF
1 kΩ
3 IP– FILTER 6
4 IP– GND 5
CF
0.01 µF
1 + 5 LM321
4
3–
2
R3
3.3 kΩ
VOUT
C1
1000 pF
Application 3. This configuration increases gain to 610 mV/A
(tested using the ACS714ELC-05A).
+5 V
CBYP
0.1 µF
R1
33 kΩ
1 IP+
8
VCC
2 IP+ VIOUT 7
IP
ACS714
3 IP– FILTER 6
4 IP– GND 5
R2
100 kΩ
VOUT
CF
1 nF
RPU
100 kΩ
4–
5
1
Fault
3 + 2 U1
LMV7235
D1
1N914
Application 5. 10 A Overcurrent Fault Latch. Fault threshold set by R1 and
R2. This circuit latches an overcurrent fault and holds it until the 5 V rail is
powered down.
Allegro MicroSystems, LLC
15
115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000
www.allegromicro.com
Share Link: 