AD120
Description
Operation
Output signals OUT0~OUT257 are used for control of the TFT gates of the LCD panel. A bi-directional shift register is
implemented to sequentially output signals OUT0~OUT257. A clock pulse CP is applied to the bi-directional shift register and
the direction of the register is controlled by R /L signal.
When R /L is LOW and either starting signal ST1 or ST2 goes to HIGH, the shift register starts shifting from OUT0 to OUT257.
The voltages of the corresponding outputs switch to VH, VL or VOFF depending on the starting signals as shown in the
diagram. The outputs of the starting signals ST1X / ST2X switch accordingly after 256 CP pulses following start of the shift
register which allows expansion of the outputs by cascading more devices.
When R /L is HIGH and either starting signal ST1X or ST2X goes to HIGH, the shift register starts shifting from OUT257 to
OUT0. The voltages of the corresponding outputs switch to VH, VL or VOFF depending on the starting signals as shown in the
diagram. The outputs of the starting signals ST1/ST2 switch accordingly after 256 CP pulses following start of the shift register
which allows expansion of the outputs by cascading more devices.
3-Level Output
VH - VL = 40V(max.)
VOFF - VL = 0~10V
VH - VSS = 17~28V
OUT
VH
Level
VDD
VSS
VOFF
VL
PRELIMINARY (August, 2001, Version 0.0)
4
AMIC Technology, Inc