TEST CONDITIONS
The DSP is tested for output enable, disable, and hold time.
Output Disable Time
Output pins are considered to be disabled when they stop driv-
ing, go into a high impedance state, and start to decay from their
output high or low voltage. The time for the voltage on the bus
to decay by ΔV is dependent on the capacitive load, CL, and the
load current, IL. This decay time can be approximated by the fol-
lowing equation.
tDECAY
=
C-----L---Δ----V--
IL
The output disable time tDIS is the difference between tMEASURED
and tDECAY as shown in Figure 19. The time tMEASURED is the inter-
val from when the reference signal switches to when the output
voltage decays ΔV from the measured output high or output low
voltage. The tDECAY is calculated with test loads CL and IL, and
with ΔV equal to 0.5 V.
REFERENCE
SIGNAL
tDIS
VOH (MEASURED)
VOL (MEASURED)
tM EASU RED
tENA
VOH (MEASURED) – ⌬V 2.0V
VOL (MEASURED) + ⌬V 1.0V
tDECAY
OUTPUT STOPS
DRIVING
OUTPUT STARTS
DRIVING
HIGH IMPEDANCE STATE.
TEST CONDITIONS CAUSE THIS VOLTAGE
TO BE APPROXIMATELY 1.5V
Figure 19. Output Enable/Disable
ADSP-21990
INPUT
OR
OUTPUT
1.5V
1.5V
Figure 21. Voltage Reference Levels for AC Measurements (Except Output
Enable/Disable)
Output Enable Time
Output pins are considered to be enabled when they have made
a transition from a high impedance state to when they start driv-
ing. The output enable time tENA is the interval from when a
reference signal reaches a high or low voltage level to when the
output has reached a specified high or low trip point, as shown
in the Output Enable/Disable diagram (Figure 19). If multiple
pins (such as the data bus) are enabled, the measurement value
is that of the first pin to start driving.
Example System Hold Time Calculation
To determine the data output hold time in a particular system,
first calculate tDECAY using the equation at Output Disable Time
on Page 41. Choose ΔV to be the difference between the
ADSP-21990 output voltage and the input threshold for the
device requiring the hold time. A typical ΔV will be 0.4 V. CL is
the total bus capacitance (per data line), and IL is the total leak-
age or three-state current (per data line). The hold time will be
tDECAY plus the minimum disable time (i.e., tDATRWH for the
write cycle).
IOL
TO
OUTPUT
PIN
50pF
1.5V
IOH
Figure 20. Equivalent Device Loading for AC Measurements (Includes All
Fixtures)
Rev. A | Page 41 of 50 | August 2007