ADSP-BF538 View Datasheet(PDF) - Analog Devices

Part Name

Description

MFG CO.

ADSP-BF538

Blackfin® Embedded Processor

Analog Devices 

Prev 31 32 33 34 35 36 37 38 39 40 Next

ADSP-BF538/ADSP-BF538F

Preliminary Technical Data

PPI_CLK

POLC = 0

PPI_CLK

POLC = 1

POLS = 1

PPI_FS1

POLS = 0

FRAME

SYNC IS

REFERENCED

TO THIS CLOCK

EDGE

tHOFSPE

tDFSPE

DATA0 IS

DRIVEN

OUT

POLS = 1

PPI_FS2

POLS = 0

PPI_DATA

tDDTPE

tHDTPE

DATA0

Figure 21. PPI GP Tx Mode with Internal Frame Sync Timing

Rev. PrD | Page 34 of 56 | May 2006

Share Link: