ADV7189B
Table 75. PAL Line Enable Bits and
Corresponding Line Numbering
Line Number
Line[3:0] (ITU-R BT.470)
Enable Bit
12
8
GDECOL[0]
13
9
GDECOL[1]
14
10
GDECOL[2]
15
11
GDECOL[3]
0
12
GDECOL[4]
1
13
GDECOL[5]
2
14
GDECOL[6]
3
15
GDECOL[7]
4
16
GDECOL[8]
5
17
GDECOL[9]
6
18
GDECOL[10]
7
19
GDECOL[11]
8
20
GDECOL[12]
9
21
GDECOL[13]
10
22
GDECOL[14]
11
23
GDECOL[15]
12
321 (8)
GDECEL[0]
13
322 (9)
GDECEL[1]
14
323 (10)
GDECEL[2]
15
324 (11)
GDECEL[3]
0
325 (12)
GDECEL[4]
1
326 (13)
GDECEL[5]
2
327 (14)
GDECEL[6]
3
328 (15)
GDECEL[7]
4
329 (16)
GDECEL[8]
5
330 (17)
GDECEL[9]
6
331 (18)
GDECEL[10]
7
332 (19)
GDECEL[11]
8
333 (20)
GDECEL[12]
9
334 (21)
GDECEL[13]
10
335 (22)
GDECEL[14]
11
336 (23)
GDECEL[15]
Comment
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Closed caption
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Not valid
Closed caption
Not valid
IF Compensation Filter
IFFILTSEL[2:0] IF Filter Select Address 0xF8[2:0]
The IFFILTSEL[2:0] register allows the user to compensate for
SAW filter characteristics on a composite input as would be
observed on tuner outputs. Figure 245H 36 and Figure 246H 37 show IF
filter compensation for NTSC and PAL.
The options for this feature are as follows:
• Bypass Mode (default)
• NTSC—consists of three filter characteristics
• PAL—consists of three filter characteristics
6
4
2
0
–2
–4
–6
–8
–10
–12
2.0
2.5
3.0
3.5
4.0
4.5
5.0
FREQUENCY (MHz)
Figure 36. NTSC IF Compensation Filter Responses
6
4
2
0
–2
–4
–6
–8
3.0
3.5
4.0
4.5
5.0
5.5
6.0
FREQUENCY (MHz)
Figure 37. PAL IF Compensation Filter Responses
See Table 247H 86 for programming details.
I C2
P
P
Interrupt
System
The ADV7189B has a comprehensive interrupt register set. This
map is located in the Register Access. See Table 248H 85 for details of
the interrupt register map. How to access this map is described
in Figure 249H 38.
COMMON I2C SPACE
ADDRESS 0x00 => 0x3F
ADDRESS 0x0E BIT 6,5 = 00b
ADDRESS 0x0E BIT 6,5 = 01b
I2C SPACE
REGISTER ACCESS PAGE 1
ADDRESS 0x40 => 0xFF
I2C SPACE
REGISTER ACCESS PAGE 2
ADDRESS 0x40 => 0x4C
NORMAL REGISTER SPACE
INTERRUPT REGISTER SPACE
Figure 38. Register Access, Page 1 and Page 2
Rev. B | Page 58 of 104