AT45D01SSHB1D--B View Datasheet(PDF) - Unspecified
Part Name
Description
MFG CO.
'AT45D01SSHB1D--B' PDF : 51 Pages View PDF
the data in the buffer. If bit six is a one, then at least one bit of the data in the main memory page
does not match the data in the buffer.
Bit one in the Status Register is used to provide information to the user whether or not the sector
protection has been enabled or disabled, either by software-controlled method or hardware-con-
trolled method. A logic 1 indicates that sector protection has been enabled and logic 0 indicates
that sector protection has been disabled.
Bit zero in the Status Register indicates whether the page size of the main memory array is con-
figured for “power of 2†binary page size (256-bytes) or the DataFlashstandard page size (264-
bytes). If bit 0 is a 1, then the page size is set to 256-bytes. If bit 0 is a 0, then the page size is
set to 264-bytes.
The device density is indicated using bits five, four, three, and two of the status register. For the
AT45DB011D, the four bits are 0011 The decimal value of these four binary bits does not equate
to the device density; the four bits represent a combinational code relating to differing densities
of DataFlash devices. The device density is not the same as the density code indicated in the
JEDEC device ID information. The device density is provided only for backward compatibility.
Table 11-1. Status Register Format
Bit 7
RDY/BUSY
Bit 6
COMP
Bit 5
0
Bit 4
0
Bit 3
1
Bit 2
1
Bit 1
PROTECT
Bit 0
PAGE SIZE
12. Deep Power-down
After initial power-up, the device will default in standby mode. The Deep Power-down command
allows the device to enter into the lowest power consumption mode. To enter the Deep Power-
down mode, the CS pin must first be asserted. Once the CS pin has been asserted, an opcode
of B9H command must be clocked in via input pin (SI). After the last bit of the command has
been clocked in, the CS pin must be de-asserted to initiate the Deep Power-down operation.
After the CS pin is de-asserted, the will device enter the Deep Power-down mode within the
maximum tEDPD time. Once the device has entered the Deep Power-down mode, all instructions
are ignored except for the Resume from Deep Power-down command.
Table 12-1. Deep Power-down
Command
Deep Power-down
Opcode
B9H
Figure 12-1. Deep Power-down
CS
SI
Opcode
Each transition
represents 8 bits
22 AT45DB011D
3639M–DFLASH–11/2017
Share Link: 
