AT45DB081D-MU-2.5 View Datasheet(PDF) - Atmel Corporation
Part Name
Description
MFG CO.
'AT45DB081D-MU-2.5' PDF : 54 Pages View PDF
Atmel AT45DB081D
7.4 Page Erase
The Page Erase command can be used to individually erase any page in the main memory array
allowing the Buffer to Main Memory Page Program to be utilized at a later time. To perform a
page erase in the Atmel® DataFlash® standard page size (264-bytes), an opcode of 81H must
be loaded into the device, followed by three address bytes comprised of three don’t care bits, 12
page address bits (PA11 - PA0) that specify the page in the main memory to be erased and nine
don’t care bits. To perform a page erase in the binary page size (256-bytes), the opcode 81H
must be loaded into the device, followed by three address bytes consist of four don’t care bits,
12 page address bits (A19 - A8) that specify the page in the main memory to be erased and
eight don’t care bits. When a low-to-high transition occurs on the CS pin, the part will erase the
selected page (the erased state is a logical 1). The erase operation is internally self-timed and
should take place in a maximum time of tPE. During this time, the status register will indicate that
the part is busy.
7.5 Block Erase
A block of eight pages can be erased at one time. This command is useful when large amounts
of data has to be written into the device. This will avoid using multiple Page Erase Commands.
To perform a block erase for the DataFlash standard page size (264-bytes), an opcode of 50H
must be loaded into the device, followed by three address bytes comprised of three don’t care
bits, nine page address bits (PA11 -PA3) and 12 don’t care bits. The nine page address bits are
used to specify which block of eight pages is to be erased. To perform a block erase for the
binary page size (256-bytes), the opcode 50H must be loaded into the device, followed by three
address bytes consisting of four don’t care bits, nine page address bits (A19 - A11) and 11 don’t
care bits. The nine page address bits are used to specify which block of eight pages is to be
erased. When a low-to-high transition occurs on the CS pin, the part will erase the selected
block of eight pages. The erase operation is internally self-timed and should take place in a max-
imum time of tBE. During this time, the status register will indicate that the part is busy.
Table 7-1. Block Erase Addressing
PA11/ PA10/ PA9/
A19
A18
A17
PA8/
A16
PA7/
A15
PA6/
A14
PA5/
A13
PA4/
A12
PA3/
A11
PA2/
A10
PA1/
A9
PA0/
A8
Block
0
0
0
0
0
0
0
0
0
X
X
X
0
0
0
0
0
0
0
0
0
1
X
X
X
1
0
0
0
0
0
0
0
1
0
X
X
X
2
0
0
0
0
0
0
0
1
1
X
X
X
3
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
1
1
1
1
1
1
1
0
0
X
X
X
508
1
1
1
1
1
1
1
0
1
X
X
X
509
1
1
1
1
1
1
1
1
0
X
X
X
510
1
1
1
1
1
1
1
1
1
X
X
X
511
9
3596M–DFLASH–5/10
Share Link: 
