Reset Sources
AT90S2313
The AT90S2313 has three sources of reset:
• Power-on Reset. The MCU is reset when the supply voltage is below the Power-on
Reset threshold (VPOT).
• External Reset. The MCU is reset when a low level is present on the RESET pin for
more than 50 ns.
• Watchdog Reset. The MCU is reset when the Watchdog Timer period expires and
the Watchdog is enabled.
During Reset, all I/O Registers are then set to their initial values, and the program starts
execution from address $000. The instruction placed in address $000 must be an RJMP
(Relative Jump) instruction to the reset handling routine. If the program never enables
an interrupt source, the Interrupt Vectors are not used, and regular program code can
be placed at these locations. The circuit diagram in Figure 23 shows the reset logic.
Table 3 defines the timing and electrical parameters of the reset circuitry.
Figure 23. Reset Logic
0839I–AVR–06/02
Table 3. Reset Characteristics (VCC = 5.0V)
Symbol Parameter
VPOT(1)
Power-on Reset Threshold Voltage (rising)
Power-on Reset Threshold Voltage (falling)
VRST
tTOUT
RESET Pin Threshold Voltage
Reset Delay Time-out Period
FSTRT Unprogrammed
tTOUT
Reset Delay Time-out Period
FSTRT Programmed
Min Typ
Max
Units
1.0 1.4
1.8
V
0.4 0.6
0.8
V
–
0.85 VCC
V
11.0 16.0
21.0
ms
0.25 0.28
0.31
ms
Note: 1. The Power-on Reset will not work unless the supply voltage has been below VPOT
(falling).
The user can select the start-up time according to typical Oscillator start-up. The num-
ber of WDT Oscillator cycles used for each time-out is shown in Table 4. The frequency
of the Watchdog Oscillator is voltage-dependent, as shown in “Typical Characteristics”
on page 74.
19