ATMEGA32 View Datasheet(PDF) - Atmel Corporation
Part Name
Description
MFG CO.
'ATMEGA32' PDF : 346 Pages View PDF
succeeding positive clock edge. As indicated by the two arrows tpd,max and tpd,min, a
single signal transition on the pin will be delayed between ½ and 1½ system clock
period depending upon the time of assertion.
When reading back a software assigned pin value, a nop instruction must be inserted as
indicated in Figure 25. The out instruction sets the “SYNC LATCH” signal at the positive
edge of the clock. In this case, the delay tpd through the synchronizer is one system
clock period.
Figure 25. Synchronization when Reading a Software Assigned Pin Value
SYSTEM CLK
r16
INSTRUCTIONS
SYNC LATCH
PINxn
r17
out PORTx, r16
0xFF
nop
in r17, PINx
0x00
tpd
0xFF
52 ATmega32(L)
2503J–AVR–10/06
Share Link: 
