C8051F312 View Datasheet(PDF) - Silicon Laboratories
Part Name
Description
MFG CO.
'C8051F312' PDF : 224 Pages View PDF
C8051F310/1/2/3/4/5/6/7
Table 15.5. Timer Settings for Standard Baud Rates Using an External 11.0592 MHz
Oscillator
Frequency: 11.0592 MHz
Target Baud Rate Oscilla- Timer Clock SCA1-SCA0 T1M* Timer 1
Baud Rate % Error tor Divide Source
(pre-scale
Reload Value
(bps)
Factor
select)*
(hex)
230400
0.00%
48
SYSCLK
XX
1
0xE8
115200
0.00%
96
SYSCLK
XX
1
0xD0
57600
0.00%
192
SYSCLK
XX
1
0xA0
28800
0.00%
384
SYSCLK
XX
1
0x40
14400
0.00%
768 SYSCLK / 12
00
0
0xE0
9600
0.00%
1152 SYSCLK / 12
00
0
0xD0
2400
0.00%
4608 SYSCLK / 12
00
0
0x40
1200
0.00%
9216 SYSCLK / 48
10
0
0xA0
230400
0.00%
48
EXTCLK / 8
11
0
0xFD
115200
0.00%
96
EXTCLK / 8
11
0
0xFA
57600
0.00%
192
EXTCLK / 8
11
0
0xF4
28800
0.00%
384
EXTCLK / 8
11
0
0xE8
14400
0.00%
768
EXTCLK / 8
11
0
0xD0
9600
0.00%
1152 EXTCLK / 8
11
0
0xB8
X = Don’t care
*Note: SCA1–SCA0 and T1M bit definitions can be found in Section 17.1.
Table 15.6. Timer Settings for Standard Baud Rates Using an External 3.6864 MHz
Oscillator
Frequency: 3.6864 MHz
Target
Baud
Oscilla- Timer Clock SCA1-SCA0 T1M* Timer 1
Baud Rate Rate% tor Divide Source
(pre-scale
Reload
(bps)
Error
Factor
select)*
Value (hex)
230400
0.00%
16
SYSCLK
XX
1
0xF8
115200
0.00%
32
SYSCLK
XX
1
0xF0
57600
0.00%
64
SYSCLK
XX
1
0xE0
28800
0.00%
128
SYSCLK
XX
1
0xC0
14400
0.00%
256
SYSCLK
XX
1
0x80
9600
0.00%
384
SYSCLK
XX
1
0x40
2400
0.00%
1536 SYSCLK / 12
00
0
0xC0
1200
0.00%
3072 SYSCLK / 12
00
0
0x80
230400
0.00%
16
EXTCLK / 8
11
0
0xFF
115200
0.00%
32
EXTCLK / 8
11
0
0xFE
57600
0.00%
64
EXTCLK / 8
11
0
0xFC
28800
0.00%
128
EXTCLK / 8
11
0
0xF8
14400
0.00%
256
EXTCLK / 8
11
0
0xF0
9600
0.00%
384
EXTCLK / 8
11
0
0xE8
X = Don’t care
*Note: SCA1–SCA0 and T1M bit definitions can be found in Section 17.1.
168
Rev. 1.6
Share Link: 
