Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

C8051T603 View Datasheet(PDF) - Silicon Laboratories

Part Name
Description
MFG CO.
C8051T603
Silabs
Silicon Laboratories Silabs
'C8051T603' PDF : 168 Pages View PDF
C8051T600/1/2/3/4/5/6
8.2. Electrical Characteristics
Table 8.2. Global Electrical Characteristics
–40 to +85 °C, 25 MHz system clock unless otherwise specified.
Parameter
Conditions
Min Typ Max Units
Supply Voltage (Note 1)
Regulator in Normal Mode
Regulator in Bypass Mode
C8051T600/1/2/3/4/5 Digital Sup-
ply Current with CPU Active
VDD = 1.8 V, Clock = 25 MHz
VDD = 1.8 V, Clock = 1 MHz
VDD = 3.0 V, Clock = 25 MHz
VDD = 3.0 V, Clock = 1 MHz
C8051T600/1/2/3/4/5 Digital Sup-
ply Current with CPU Inactive (not
accessing EPROM)
VDD = 1.8 V, Clock = 25 MHz
VDD = 1.8 V, Clock = 1 MHz
VDD = 3.0 V, Clock = 25 MHz
VDD = 3.0 V, Clock = 1 MHz
C8051T600/1/2/3/4/5 Digital Sup- Oscillator not running (stop mode),
ply Current (shutdown)
Internal Regulator Off
Oscillator not running (stop or sus-
pend mode), Internal Regulator On
C8051T606 Digital Supply Current
with CPU Active
VDD = 1.8 V, Clock = 25 MHz
VDD = 1.8 V, Clock = 1 MHz
VDD = 3.0 V, Clock = 25 MHz
VDD = 3.0 V, Clock = 1 MHz
C8051T606 Digital Supply Current
with CPU Inactive (not accessing
EPROM)
VDD = 1.8 V, Clock = 25 MHz
VDD = 1.8 V, Clock = 1 MHz
VDD = 3.0 V, Clock = 25 MHz
VDD = 3.0 V, Clock = 1 MHz
C8051T606 Digital Supply Current Oscillator not running (stop mode),
(shutdown)
Internal Regulator Off
Oscillator not running (stop or sus-
pend mode), Internal Regulator On
Digital Supply RAM Data Retention
Voltage
Specified Operating Temperature
Range
SYSCLK (system clock frequency) (Note 2)
1.8 3.0 3.6 V
1.7 1.8 1.9 V
— 4.3 6.0 mA
— 2.0 — mA
— 5.0 6.0 mA
— 2.4 — mA
— 1.7 2.5 mA
— 0.5 — mA
— 1.8 2.6 mA
— 0.6 — mA
1
— µA
— 450 — µA
— 4.6 6.0 mA
— 1.9 — mA
— 5.0 6.0 mA
— 1.9 — mA
— 1.7 2.5 mA
— 0.35 — mA
— 1.8 2.6 mA
— 0.36 — mA
1
— µA
— 300 — µA
— 1.5 —
V
–40 — +85 °C
0
— 25 MHz
Notes:
1. Analog performance is not guaranteed when VDD is below 1.8 V.
2. SYSCLK must be at least 32 kHz to enable debugging.
3. Supply current parameters specified with Memory Power Controller enabled.
Rev. 1.2
31
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]