CC1111F16RSPR View Datasheet(PDF) - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS
Part Name
Description
MFG CO.
CC1111F16RSPR
TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS
'CC1111F16RSPR' PDF : 240 Pages View PDF
module flag. When any module flag is cleared
the chip will check if there are any module
interrupt flags left that are both enabled and
asserted, if so the CPU interrupt flag will be
asserted and a new interrupt triggered.
CC1110Fx / CC1111Fx
The following code example shows how only
one module flag is handled and cleared each
time the interrupt occurs:
#pragma vector = RF_VECTOR
__interrupt void rf_interrupt (void)
{
S1CON &= ~0x03;
// Clear CPU interrupt flag
if(RFIF & 0x80)
// TX underflow
{
irq_txunf();
// Handle TX underflow
RFIF = ~0x80;
// Clear module interrupt flag
}
else if(RFIF & 0x40) // RX overflow
{
irq_rxovf();
// Handle RX overflow
RFIF = ~0x40;
// Clear module interrupt flag
}
// Use ”else if” to check and handle other RFIF flags
}
TCON (0x88) – CPU Interrupt Flag 1
Bit Name
Reset R/W Description
7 URX1IF / 0
R/W
USART1 RX interrupt flag / I2S RX interrupt flag
I2SRXIF
H0
Set to 1 when USART1 RX interrupt occurs and cleared when CPU vectors
to the interrupt service routine.
0 Interrupt not pending
1 Interrupt pending
6
0
R/W Not used
5 ADCIF
4
0
R/W ADC interrupt flag. Set to 1 when ADC interrupt occurs and cleared when
CPU vectors to the interrupt service routine.
H0
0 Interrupt not pending
1 Interrupt pending
0
R/W Not used
3 URX0IF
2
0
R/W USART0 RX interrupt flag. Set to 1 when USART0 interrupt occurs and
cleared when CPU vectors to the interrupt service routine.
H0
0 Interrupt not pending
1 Interrupt pending
1
R/W Reserved. Must always be set to 1.
1 RFTXRXIF 0
0
1
R/W RF TX/RX complete interrupt flag. Set to 1 when RFTXRX interrupt occurs
and cleared when CPU vectors to the interrupt service routine.
H0
0 Interrupt not pending
1 Interrupt pending
R/W Reserved. Must always be set to 1.
SWRS033E
Page 66 of 239
Share Link: 