CC1110Fx / CC1111Fx
Register
Name
ADCCON1
ADCCON2
ADCCON3
ADCL
ADCH
RNDL
RNDH
ENCDI
ENCDO
ENCCS
DMAIRQ
DMA1CFGL
DMA1CFGH
DMA0CFGL
DMA0CFGH
DMAARM
DMAREQ
FWT
FADDRL
FADDRH
FCTL
FWDATA
P0IFG
P1IFG
P2IFG
PICTL
P1IEN
P0INP
PERCFG
ADCCFG
P0SEL
P1SEL
P2SEL
P1INP
P2INP
P0DIR
P1DIR
P2DIR
MEMCTR
SLEEP
SFR
Address
0xB4
0xB5
0xB6
0xBA
0xBB
0xBC
0xBD
0xB1
0xB2
0xB3
0xD1
0xD2
0xD3
0xD4
0xD5
0xD6
0xD7
0xAB
0xAC
0xAD
0xAE
0xAF
0x89
0x8A
0x8B
0x8C
0x8D
0x8F
0xF1
0xF2
0xF3
0xF4
0xF5
0xF6
0xF7
0xFD
0xFE
0xFF
0xC7
0xBE
Module
ADC
ADC
ADC
ADC
ADC
ADC
ADC
AES
AES
AES
DMA
DMA
DMA
DMA
DMA
DMA
DMA
FLASH
FLASH
FLASH
FLASH
FLASH
IOC
IOC
IOC
IOC
IOC
IOC
IOC
IOC
IOC
IOC
IOC
IOC
IOC
IOC
IOC
IOC
MEMORY
PMC
Description
ADC Control 1
ADC Control 2
ADC Control 3
ADC Data Low
ADC Data High
Random Number Generator Data Low
Random Number Generator Data High
Encryption/Decryption Input Data
Encryption/Decryption Output Data
Encryption/Decryption Control and Status
DMA Interrupt Flag
DMA Channel 1-4 Configuration Address Low
DMA Channel 1-4 Configuration Address High
DMA Channel 0 Configuration Address Low
DMA Channel 0 Configuration Address High
DMA Channel Arm
DMA Channel Start Request and Status
Flash Write Timing
Flash Address Low
Flash Address High
Flash Control
Flash Write Data
Port 0 Interrupt Status Flag
Port 1 Interrupt Status Flag
Port 2 Interrupt Status Flag
Port Pins Interrupt Mask and Edge
Port 1 Interrupt Mask
Port 0 Input Mode
Peripheral I/O Control
ADC Input Configuration
Port 0 Function Select
Port 1 Function Select
Port 2 Function Select
Port 1 Input Mode
Port 2 Input Mode
Port 0 Direction
Port 1 Direction
Port 2 Direction
Memory System Control
Sleep Mode Control
Retention5
Y
Y
Y
Y
Y
Y
Y
N
N
N
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
[7:1]Y, [1:0]N
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
[6:2]Y, [7,1:0]N
5 Registers without retention are in their reset state after PM2 or PM3. This is only applicable for
registers / bits that are defined as R/W
SWRS033E
Page 48 of 239