Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

CC2430F64RTC View Datasheet(PDF) - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS

Part Name
Description
MFG CO.
CC2430F64RTC
TAOS
TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS TAOS
'CC2430F64RTC' PDF : 212 Pages View PDF
CC2430
Peripherals : Power Management and clocks
PCON (0x87) – Power Mode Control
Bit Name
7:2 -
1-
0 IDLE
Reset
0x00
0
0
R/W
R/W
R0
R0/W
H0
Description
Not used.
Not used, always read as 0.
Power mode control. Writing a 1 to this bit forces CC2430 to enter
the power mode set by SLEEP.MODE (note that MODE = 0x00
will stop CPU core, no peripherals, activity when this bit is
enabled). This bit is always read as 0
All enabled interrupts will clear this bit when active and CC2430
will reenter PM0.
SLEEP (0xBE) – Sleep Mode Control
Bit Name
Reset R/W
7
OSC32K_CALDIS 0
R/W
6 XOSC_STB
0
R
5 HFRC_STB
0
R
4:3 RST[1:0]
XX
R
2 OSC_PD
1
R/W
H0
1:0 MODE[1:0]
00
R/W
Description
Disable 32 kHz RC oscillator calibration
0 – 32 kHz RC oscillator calibration is enabled
1 – 32 kHz RC oscillator calibration is disabled.
The setting of this bit to 1 does not take effect until high-frequency
RC oscillator is chosen as source for system clock, i.e.
CLKCON.OSC set to 1.
Note: this bit is not retained in PM2 and PM3. After re-entry to PM0
from PM2 or PM3 this bit will be at the reset value 0
XOSC stable status:
0 – XOSC is not powered up or not yet stable
1 – XOSC is powered up and stable.
Note that an additionl wait time of 64 µs is needed after this bit has
been set until true stable state is reached.
High-frequency RC oscillator (HF RCOSC) stable status:
0 – HF RCOSC is not powered up or not yet stable
1 – HF RCOSC is powered up and stable
Status bit indicating the cause of the last reset. If there are multiple
resets, the register will only contain the last event.
00 – Power-on reset
01 – External reset
10 – Watchdog timer reset
High-frequency (32 MHz) crystal oscillator and High-frequency (16
MHz) RC oscillator power down setting. If there is a calibration in
progress and the CPU attempts to set this bit, the bit will be
updated at the end of calibration:
0 – Both oscillators powered up
1 – Oscillator not selected by CLKCON.OSC bit powered down
Power mode setting:
00 – Power mode 0
01 – Power mode 1
10 – Power mode 2
11 – Power mode 3
CC2430 Data Sheet (rev. 2.1) SWRS036F
Page 67 of 211
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]