CMX641AD2 View Datasheet(PDF) - CML Microsystems Plc
Part Name
Description
MFG CO.
'CMX641AD2' PDF : 26 Pages View PDF
Dual SPM/Security Detector/Generator
CMX641A
Figure 7 Data Load Timing for the Fixed Bandwidth Operating State, Controlled Sensitivity Mode
Figure 8 Data Load Timing for Enhanced Features Operating State
Parameter
tPWH Serial Clock ‘High’ Pulse Width
tPWL
Serial Clock ‘Low’ Pulse Width
tCYC
Serial Clock Period
tCSE
Chip Select ‘Low’ to Clock ‘High’ Edge
tDH
Data Hold Time
tDS
Data Setup Time
tCSH
Chip Select ‘High’ from:
Clock ‘High’ Edge
Clock ‘High’ Edge
Min.
250
250
600
450
50.0
250
50.0
-
Typ.
-
-
-
-
-
-
Max.
-
-
-
-
-
-
Units
ns
ns
ns
ns
ns
ns
-
-
ns
-
1
Serial clock
period
© 2002 Consumer Microcircuits Limited
23
D/641A/5
Share Link: 
