Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

CMX808AP4 View Datasheet(PDF) - MX-COM Inc

Part Name
Description
MFG CO.
CMX808AP4
MX-COM
MX-COM Inc  MX-COM
'CMX808AP4' PDF : 22 Pages View PDF
Prev 21 22
Family Radio Service CTCSS Processor
21
6.1.4 Timing Diagrams
For the following conditions unless otherwise specified:
Xtal Frequency = 4.0MHz, VDD = 3.0V to 5.0V, TAMB = -40°C to 85°C.
tCSE
tCSH
tHIZ
tCSOFF
tNXT
tCK
Parameter
"CS-Enable to Clock-High"
Last "Clock-High to CS-High"
"CS-High to Reply Output 3-state"
"CS-High" Time between transactions
"Inter-Byte" Time
"Clock-Cycle" Time
Notes
Min.
2.0
4.0
2.0
4.0
2.0
CMX808A Preliminary Information
Typ. Max.
2.0
Units
µs
µs
µs
µs
µs
µs
Notes:
1. Depending on the command, 1 or 2 bytes of COMMAND DATA are transmitted to the peripheral MSB
(Bit 7) first, LSB (Bit 0) last. REPLY DATA is read from the peripheral MSB (Bit 7) first, LSB (Bit 0) last.
2. Data is clocked into and out of the peripheral on the rising SERIAL CLOCK edge.
3. Loaded commands are acted upon at the end of each command.
4. To allow for differing µC serial interface formats "C-BUS" compatible ICs are able to work with either
polarity SERIAL CLOCK pulses.
tCSOFF
CS
tCSE
tNXT
SERIAL CLOCK
tNXT
COMMAND DATA
765432 10
MSB
LSB
ADDRESS/COMMAND BYTE
REPLY DATA
Logic level is not important
tCK
765432 10
FIRST DATA BYTE
765432 10
LAST DATA BYTE
765432 10
MSB
LSB
FIRST REPLY DATA BYTE
765432 10
LAST REPLY DATA BYTE
Figure 6: "C-BUS" Timing
tCSH
tHIZ
©1999 MX-COM, Inc.
www.mxcom.com tel: 800 638 5577 336 744 5050 fax: 336 744 5054
Doc. # 20480199.002
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]