Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

CS4218 View Datasheet(PDF) - Cirrus Logic

Part Name
Description
MFG CO.
CS4218
Cirrus-Logic
Cirrus Logic Cirrus-Logic
'CS4218' PDF : 44 Pages View PDF
Prev 41 42 43 44
CS4218
Appendix C: Setting CLKIN/SCLK Ratio for Desired Sample Rate
In Slave sub-modes, the CS4218 detects the ratio between the CLKIN and SCLK rates and sets the
internal sample rate accordingly. The following formula can be used to determine the ratio of CLKIN
to SCLK for any desired sample rate for both Serial Modes 3 and 4, Slave sub-modes.
CLKIN
SCLK
=
(256 × Fsmax)
(BPF × Fs)
where:
CLKIN = Master clock input
In SM3 Multiplier Slave sub-mode, CLKIN is replaced by 16* CLKIN.
SCLK = Serial port bit clock.
Fsmax = Maximum system sample rate.
Fs
= Desired sample rate.
BPF = The number of bits per frame (256, 128, 64 or 32)
Example 1: SM3-S, Fsmax = 48 kHz, Fs = 8 kHz, BPF = 64
CLKIN
SCLK
=
(256
(64
×
×
48000)
8000)
=
12.288 MHz
512 kHz
=
24
Example 2: SM4-S, Fsmax = 8 kHz, Fs = 8 kHz, BPF = 32
CLKIN
SCLK
=
(256 × 8000)
(32 × 8000)
=
2.048 MHz
256 kHz
=
8
DS135F1
43
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]