Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

CS4385-DQZ View Datasheet(PDF) - Cirrus Logic

Part Name
Description
MFG CO.
CS4385-DQZ
Cirrus-Logic
Cirrus Logic Cirrus-Logic
'CS4385-DQZ' PDF : 56 Pages View PDF
CS4385
DIF3
0
0
0
0
0
0
1
1
1
1
1
X
DIF2
0
0
0
0
1
1
0
0
0
0
1
X
DIF1
0
0
1
1
0
0
0
0
1
1
0
X
DIF0
0
1
0
1
0
1
0
1
0
1
0
X
DESCRIPTION
Left-Justified, up to 24-bit data
I²S, up to 24-bit data
Right-Justified, 16-bit data
Right-Justified, 24-bit data
Right-Justified, 20-bit data
Right-Justified, 18-bit data
One-Line Mode 1, 24-bit Data +SDIN4
One-Line Mode 2, 20-bit Data +SDIN4
One-Line Mode 3, 24-bit 6-channel
One-Line Mode 4, 20-bit 6-channel
TDM
All other combinations are Reserved
Table 7. Digital Interface Formats - PCM Mode
FORMAT
0
1
2
3
4
5
8
9
10
11
12
6.3.2 Functional Mode (FM)
Default = 11
00 - Single-Speed Mode (4 to 50 kHz sample rates)
01 - Double-Speed Mode (50 to 100 kHz sample rates)
10 - Quad-Speed Mode (100 to 200 kHz sample rates)
11 - Auto Speed Mode detect (32 kHz to 200 kHz sample rates)
Function:
Selects the required range of input sample rates or Auto Speed Mode.
6.4 DSD Control (address 04h)
7
6
5
DSD_DIF2 DSD_DIF1 DSD_DIF0
0
0
0
4
3
2
1
0
DIR_DSD STATIC_DSD INVALID_DSD DSD_PM_MD DSD_PM_EN
0
1
1
0
0
6.4.1 DSD Mode Digital Interface Format (DSD_DIF)
Default = 000 - Format 0 (64x oversampled DSD data with a 4x MCLK to DSD data rate)
Function:
The relationship between the oversampling ratio of the DSD audio data and the required Master clock-to-
DSD-data rate is defined by the Digital Interface Format pins.
The DSD/PCM bit determines whether PCM or DSD Mode is selected.
DIF2
0
0
0
0
1
1
1
1
DIF1
0
0
1
1
0
0
1
1
DIFO
0
1
0
1
0
1
0
1
DESCRIPTION
64x oversampled DSD data with a 4x MCLK to DSD data rate
64x oversampled DSD data with a 6x MCLK to DSD data rate
64x oversampled DSD data with a 8x MCLK to DSD data rate
64x oversampled DSD data with a 12x MCLK to DSD data rate
128x oversampled DSD data with a 2x MCLK to DSD data rate
128x oversampled DSD data with a 3x MCLK to DSD data rate
128x oversampled DSD data with a 4x MCLK to DSD data rate
128x oversampled DSD data with a 6x MCLK to DSD data rate
Table 8. Digital Interface Formats - DSD Mode
DS671F2
39
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]