CS4391A View Datasheet(PDF) - Cirrus Logic
Part Name
Description
MFG CO.
'CS4391A' PDF : 40 Pages View PDF
CS4391A
SWITCHING CHARACTERISTICS - SPI CONTROL PORT (Inputs: logic 0 = AGND,
logic 1 = VL)
Parameter
SPI Mode
CCLK Clock Frequency
RST Rising Edge to CS Falling
CCLK Edge to CS Falling
CS High Time Between Transmissions
CS Falling to CCLK Edge
CCLK Low Time
CCLK High Time
CDIN to CCLK Rising Setup Time
CCLK Rising to DATA Hold Time
Rise Time of CCLK and CDIN
Fall Time of CCLK and CDIN
Symbol
Min
fsclk
-
tsrs
500
(Note 8)
tspi
500
tcsh
1.0
tcss
20
tscl
66
tsch
66
tdsu
40
(Note 9)
tdh
15
(Note 10)
tr2
-
(Note 10)
tf2
-
Max
Unit
6
MHz
-
ns
-
ns
-
µs
-
ns
-
ns
-
ns
-
ns
-
ns
100
ns
100
ns
Notes: 8. tspi only needed before first falling edge of CS after RST rising edge. tspi = 0 at all other times.
9. Data must be held for sufficient time to bridge the transition time of CCLK.
10. For FSCK < 1 MHz
RST
t srs
CS
t spi t css
t scl t sch
t csh
CCLK
t r2
t f2
C D IN
t dsu t dh
Figure 4. SPI Control Port Timing
12
DS600PP3
Share Link: 
