CS493263 View Datasheet(PDF) - Cirrus Logic
Part Name
Description
MFG CO.
'CS493263' PDF : 90 Pages View PDF
RESET(LOW) (NOTE 1)
ABOOT(LOW)
RESET(HIGH) (NOTE 2)
RELEASE ABOOT
WAIT 200 MS (NOTE 3)
READ_*(VARIABLE)
(NOTE 4)
CS49300 Family DSP
N
CORRECT VALUE?
Y
AUTOBOOT COMPLETE
WAIT 5 MS
WRITE_*(HW_CONFIG_MSG,
HW_MSG_SIZE)
(NOTE 4)
WRITE_*(SW_CONFIG_MSG,
SW_MSG_SIZE)
(NOTE 4)
WRITE_*(KICKSTART,
MSG_SIZE)
(NOTE 4)
Notes: 1. RESET must be held LOWTrstl.
2. The RD and WR pins must be configured to select a
serial communication mode as defined in the
CS493XX Datasheet. The setup (Trstsu) and hold
(Trsthld) times must be observed for the RD, WR, and
AUTOBOOT pins.
3. INTREQ should be ignored during this period. 200 ms
is typical but this time is application code specific and
may be higher. Wait times should be verified by the
designer.
4. The READ_* and WRITE_* functions are
placeholders for the READ_I2C/READ_SPI and
WRITE_I2C/WRITE_SPI functions defined in Section
6.1, “Serial Communication” on page 36.
Figure 36. Autoboot Sequence
DS339F7
59
Share Link: 
