CSR8615A04-IQQF-R View Datasheet(PDF) - Unspecified
Part Name
Description
MFG CO.
'CSR8615A04-IQQF-R' PDF : 114 Pages View PDF
VBAT VBUS
VBAT
3V3_USB
1V8_SMPS
1V35_SMPS
1V8_SMPS
S1
MFB
C2
C3
2u2
2u2
C1
L1
C4
C5
C6
L2
C7
C8
C9
C10
C11
2u2
er 16, 2013 CHARGER
mb BYPASS REG
epte 50R
S i
ANT
U2
2 OUT
IN 4
day, Bluetooth RF
3 GND GND 1
2.45GHz
50R
i
BT_RF
12 BT_RF
PCB Layout Notes CSR8615 Q-FMNon Ensure the following components are placed next to CSR8615 QFN
n and have good low impedance connections both to signal and GND
.c C2 and C3
m Ensure the following tracks have good low impedance connections
(no via share and short thick tracks)
.co VSS_SMPS_1V8 to Battery Ground
VSS_SMPS_1V35 to Battery Ground
m LX_1V8 to Inductor
LX_1V35 to Inductor
om L1 to C4 track
c L2 to C7 track
e C4 to VSS_SMPS_1V8
ch C7 to VSS_SMPS_1V35
a VBAT to Battery and C2 - should be <1ohm from battery
p VCHG to charger connector and C1
a VDD_DIG to Ground
o - Ensure good low impedance ground return path through GND plane for SMPSU
a current from C4 to VSS_SMPS_1V8 and C7 to VSS_SMPS_1V35 back to C3 & C4
s Ensure routing from L2 to pin 39 and from L2 to C8/9 & pins 11 & 13 are kept separate
T CSR recommend low Rdc inductors (<0.5R) for L1 & L2 for optimum power efficiency
s For example Taiyo Yuden CB2012T4R7M
e Suggest analogue and digital grounds are separated if possible
jam and star connected near VSS_AUDIO as shown
r Ensure analogue tracks stay over Analogue ground as much as possible
SP100
STAR
4u7 2u2
10n
10n
4u7 4u7
VBAT
1V8 SMPS
1V35 SMPS
3V3
AUX LDO 1V35
ANA LDO 1V35
1V35
C12
2u2
C13
C14
2u2
2u2
15p
2u2
470n
100n
XTAL_IN 19
XT1
26MHz
DIG LDO
XTAL_OUT 18
PIO[29] / LED[0]
PIO[30] / LED[1]
PIO[31] / LED[2]
37
36
66
PIO[0] / UART_RX
PIO[1] / UART_TX
PIO[6]
PIO[7]
PIO[8] / UART_RTS#
PIO[9] / UART_CTS#
PIO[18]
PIO[21]
59
60
62
57
61
58
65
64
LED_0
LED_1
LED_2
PIO_0
PIO_1
PIO_6
PIO_7
PIO_8
PIO_9
PIO_18
PIO_21
PPPIIOPOIOI[[O34[5][]2]//]/PP/PCCPCMMCM11M1__1_OS_CUYILNTNKC// /SS/SPPSPIIP__I_MMI_COICSLSSKOI#22338404
SPI_PCM# 29
PPIOIO[1[01]2P/]IOQ/ Q[S1SP1PI]_/IF_QFLPSALIAPSOSIH[_1H_I3OC_][CL/0KSQ] /#S/I2IP/2CII2C__CI_OS_SD[WC1A]LP32221562
PIO[14] / UART_RX
PIO[15] / UART_TX
PIO[16] / UART_RTS#
PIO[17] / UART_CTS#
23
21
27
32
AIO[0] 20
USB_P
USB_N
56
55
RST# 35
PIO_2
PIO_3
PIO_4
PIO_5
SPI_PCM#
PIO_12
PIO_10
PIO_11
PIO_13
PIO_14
PIO_15
PIO_16
PIO_17
AIO_0
USB_P
USB_N
RSTB
C15
C16
2u2
2u2
Line Inputs
Left
Speaker (16-32 Ohm)
LED outputs
PIO / UART
PIO / PCM1 / Debug SPI / I2S
SPI/PCM# high for SPI. Low for all other functions
PIO / Serial Flash / I2C
PIO / UART
Analogue Input / Output
USB (12Mbps)
Reset
Optional Ancilliary Circuits epared fo Optional Fast charge
Pr 400mohm = 500mA
USB / Charger Interface
Lithium Polymer Battery
(battery protection built in)
Battery temperature sensor
1V35_SMPS R100
AIO_0
9k1
VBAT VBUS
D100
BAT54C
Typical LED's and Buttons
Optional I2C EEPROM memory
1V8_SMPS C100
Optional 1x SPI FLASH memory
1V8_SMPS
VBUS
CHG_EXT 1
VBAT_SENSE
Q100
BCX51
R104
1%
C105
4u7
R108
220mR
CON100
USB MINI-B
VBUS
D-
D+
ID
GND
1
2
3
4
5
VBUS
USB_N
USB_P
VBAT
Li+ CELL
CON101
3.7V
PIO_n
THERM
10k
D Q1
G
S
C102
10n
1V8
1V8
1V8
1V8
1V8
D101 D102 D103
R101
220R
R102
330R
R103
330R
S100
F4
S101
F3
S102
F2
S103 S104
VOL+ VOL-
R105 R106 R107
2k2 2k2 2k2
PIO_12
PIO_10
PIO_11
U101
8
7
6
5
VCC
WP
SCL
SDA
10n
A0
A1
A2
VSS
1
2
3
4
24AAxxx
C101
10n
PIO_11
PIO_13
1V8_SMPS
U100
8 VDD
5
2
3
7
SI/SIO0 CE
SO/SIO1 SCK
WP/SIO2
HOLD/SIO3
VSS
1
6
4
PIO_12
PIO_10
VBAT
400mR
SPI Flash
Size of EEPROM depends on voice prompt requirements
Connect VBAT_SENSE to VBAT
if not using this circuit
Pre-production Information
© Cambridge Silicon Radio Limited 2013
Confidential Information - This Material is Subject to CSR's Non-disclosure Agreement
Figure 12.2: Stereo Line Input
Page 75 of 114
CS-303726-DSP3
www.csr.com
Share Link: 
