Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

CYW15G0401DXB-BGXC View Datasheet(PDF) - Cypress Semiconductor

Part Name
Description
MFG CO.
CYW15G0401DXB-BGXC
Cypress
Cypress Semiconductor Cypress
'CYW15G0401DXB-BGXC' PDF : 53 Pages View PDF
CYP15G0401DXB
CYV15G0401DXB
CYW15G0401DXB
Table 25. Package Coordinate Signal Allocation (continued)
Ball
ID Signal Name
L02 RXCLKC+
L03
TXCLKC
L04
TXDC[6]
L17
RXDB[6]
L18
LFIB
L19 RXCLKB–
L20
TXDB[6]
M01 RXDC[4]
M02 RXDC[5]
M03 RXDC[7]
M04 RXDC[6]
M17 TXCTB[1]
M18 TXCTB[0]
M19
TXDB[7]
M20
TXCLKB
N01
GND
N02
GND
N03
GND
N04
GND
N17
GND
N18
GND
N19
GND
N20
GND
P01
RXDC[1]
P02
RXDC[0]
P03 RXSTC[0]
P04 RXSTC[1]
P17
TXDB[5]
P18
TXDB[4]
P19
TXDB[3]
P20
TXDB[2]
R01 RXSTC[2]
R02
RXOPC
R03 TXPERD
R04
TXOPD
R17
TXDB[1]
R18
TXDB[0]
R19
TXOPB
R20
TXPERB
T01
VCC
T02
VCC
T03
VCC
T04
VCC
Signal Type
LVTTL I/O PD
LVTTL IN PD
LVTTL IN
LVTTL OUT
LVTTL OUT
LVTTL OUT
LVTTL IN
LVTTL OUT
LVTTL OUT
LVTTL OUT
LVTTL OUT
LVTTL IN
LVTTL IN
LVTTL IN
LVTTL IN PD
GROUND
GROUND
GROUND
GROUND
GROUND
GROUND
GROUND
GROUND
LVTTL OUT
LVTTL OUT
LVTTL OUT
LVTTL OUT
LVTTL IN
LVTTL IN
LVTTL IN
LVTTL IN
LVTTL OUT
LVTTL 3-S OUT
LVTTL OUT
LVTTL IN PU
LVTTL IN
LVTTL IN
LVTTL IN PU
LVTTL OUT
POWER
POWER
POWER
POWER
Ball
ID Signal Name
T17
VCC
T18
VCC
T19
VCC
T20
VCC
U01
TXDD[0]
U02
TXDD[1]
U03
TXDD[2]
U04 TXCTD[1]
U05
VCC
U06
RXDD[2]
U07
RXDD[1]
U08
GND
U09
RXOPD
U10 BOND_ALL
U11 REFCLK–
U12
TXDA[1]
U13
GND
U14
TXDA[4]
U15 TXCTA[0]
U16
VCC
U17
RXDA[2]
U18
RXOPA
U19 RXSTA[2]
U20 RXSTA[1]
V01
TXDD[3]
V02
TXDD[4]
V03 TXCTD[0]
V04
RXDD[6]
V05
VCC
V06
RXDD[3]
V07 RXSTD[0]
V08
GND
V09 RXSTD[2]
V10 BONDST[0]
V11 REFCLK+
V12 BONDST[1]
V13
GND
V14
TXDA[3]
V15
TXDA[7]
V16
VCC
V17
RXDA[7]
V18
RXDA[3]
V19
RXDA[0]
Signal Type
POWER
POWER
POWER
POWER
LVTTL IN
LVTTL IN
LVTTL IN
LVTTL IN
POWER
LVTTL OUT
LVTTL OUT
GROUND
LVTTL 3-S OUT
OPEN DR
PECL IN
LVTTL IN
GROUND
LVTTL IN
LVTTL IN
POWER
LVTTL OUT
LVTTL OUT
LVTTL OUT
LVTTL OUT
LVTTL IN
LVTTL IN
LVTTL IN
LVTTL OUT
POWER
LVTTL OUT
LVTTL OUT
GROUND
LVTTL OUT
OPEN DR
PECL IN
OPEN DR
GROUND
LVTTL IN
LVTTL IN
POWER
LVTTL OUT
LVTTL OUT
LVTTL OUT
Ball
ID
V20
W01
W02
W03
W04
W05
W06
W07
W08
W09
W10
W11
W12
W13
W14
W15
W16
W17
W18
W19
W20
Y01
Y02
Y03
Y04
Y05
Y06
Y07
Y08
Y09
Y10
Y11
Y12
Y13
Y14
Y15
Y16
Y17
Y18
Y19
Y20
Signal Name
RXSTA[0]
TXDD[5]
TXDD[7]
LFID
RXCLKD–
VCC
RXDD[4]
RXSTD[1]
GND
TXCLKO–
TXRST
TXOPA
SCSEL
GND
TXDA[2]
TXDA[6]
VCC
LFIA
RXCLKA–
RXDA[4]
RXDA[1]
TXDD[6]
TXCLKD
RXDD[7]
RXCLKD+
VCC
RXDD[5]
RXDD[0]
GND
TXCLKO+
N/C
TXCLKA
TXPERA
GND
TXDA[0]
TXDA[5]
VCC
TXCTA[1]
RXCLKA+
RXDA[6]
RXDA[5]
Signal Type
LVTTL OUT
LVTTL IN
LVTTL IN
LVTTL OUT
LVTTL OUT
POWER
LVTTL OUT
LVTTL OUT
GROUND
LVTTL OUT
LVTTL IN PU
LVTTL IN PU
LVTTL IN PD
GROUND
LVTTL IN
LVTTL IN
POWER
LVTTL OUT
LVTTL OUT
LVTTL OUT
LVTTL OUT
LVTTL IN
LVTTL IN
LVTTL OUT
LVTTL I/O PD
POWER
LVTTL OUT
LVTTL OUT
GROUND
LVTTL OUT
NO CONNECT
LVTTL IN PD
LVTTL OUT
GROUND
LVTTL IN
LVTTL IN
POWER
LVTTL IN
LVTTL I/O PD
LVTTL OUT
LVTTL OUT
Document #: 38-02002 Rev. *L
Page 43 of 53
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]