DSPIC33FJ128GP202 View Datasheet(PDF) - Microchip Technology

Part Name

Description

MFG CO.

DSPIC33FJ128GP202

High-Performance, 16-bit Digital Signal Controllers

Microchip Technology 

Prev 31 32 33 34 35 36 37 38 39 40 Next

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

REGISTER 3-2: CORCON: CORE CONTROL REGISTER (CONTINUED)

bit 1

RND: Rounding Mode Select bit

1 = Biased (conventional) rounding enabled

0 = Unbiased (convergent) rounding enabled

bit 0

IF: Integer or Fractional Multiplier Mode Select bit

1 = Integer mode enabled for DSP multiply ops

0 = Fractional mode enabled for DSP multiply ops

Note 1: This bit is always read as ‘0’.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

 2009 Microchip Technology Inc.

Preliminary

DS70292D-page 31

Share Link: