EP7312
High-Performance, Low-Power System on Chip
1) See EP7312 Users’ Manual for pin naming / functionality.
2) For each pad, the JTAG connection ordering is input, output, then enable as applicable.
DS508F1
©Copyright Cirrus Logic, Inc. 2005
(All Rights Reserved)
59