EP9315-EZ View Datasheet(PDF) - Cirrus Logic

Part Name

Description

MFG CO.

EP9315-EZ

Enhanced Universal Platform System-on-Chip Processor

Cirrus Logic 

Prev 21 22 23 24 25 26 27 28 29 30 Next

EP9315

Enhanced Universal Platform SOC Processor

Static Memory Turnaround Cycle

Parameter

Symbol

Min

CSnX deassert to CSnY assert time

tBTcyc

-

Typ

tHCLK × (IDCY+1)

Max

-

Unit

ns

Notes: 1. X and Y represent any two chip select numbers.

2. IDCY occurs on read-to-write and write-to-read.

3. IDCY is honored when going from a asynchronous device (CSx) to a synchronous device (/SDCSy).

AD

CSnX

CSnY

WRn

RDn

DQMn

DA

WAIT

tBTcyc

Figure 16. Static Memory Turnaround Cycle Timing Measurement

DS638PP4

©Copyright 2005 Cirrus Logic (All Rights Reserved)

29

Share Link: