EVAL-AD5760SDZ View Datasheet(PDF) - Analog Devices

Part Name

Description

MFG CO.

EVAL-AD5760SDZ

Ultra Stable, 16-Bit ±0.5 LSB INL, Voltage Output DAC

Analog Devices 

Prev 11 12 13 14 15 16 17 18 19 20 Next

AD5760

0.4

±10V SPAN

+10V SPAN

+5V SPAN

0.2

0

–0.2

–0.4

–0.6

–0.8

–40

VDD = +15V

VSS = –15V

AD8675 OUTPUT BUFFER

–20

0

20

40

60

80

100

TEMPERATURE (°C)

Figure 35. Zero-Scale Error vs. Temperature

0

±10V SPAN

–0.1

+10V SPAN

+5V SPAN

–0.2

–0.3

–0.4

–0.5

–0.6

–0.7

–0.8

–0.9

–1.0

–40 –20

VDD = +15V

VSS = –15V

AD8675 OUTPUT BUFFER

0

20

40

60

80

100

TEMPERATURE (°C)

Figure 36. Gain Error vs. Temperature

900

TA = 25°C

800

700

600

500

IOVCC = 5V, LOGIC VOLTAGE

INCREASING

IOVCC = 5V, LOGIC VOLTAGE

DECREASING

IOVCC = 3V, LOGIC VOLTAGE

INCREASING

IOVCC = 3V, LOGIC VOLTAGE

DECREASING

400

300

200

100

0

0

1

2

3

4

5

6

LOGIC INPUT VOLTAGE (V)

Figure 37. IOICC vs. Logic Input Voltage

Data Sheet

0.010

0.008

IDD

0.006

0.004

0.002

0

–0.002

–0.004

–0.006

ISS

–0.008

–0.010

–20 –15 –10

–5

0

5

VDD/VSS (V)

10

15

20

Figure 38. Power Supply Currents vs. Power Supply Voltages

6

4

2

0

–2

–4

–6

–8

–10

–1

6

4

2

0

–2

–4

–6

–8

–10

–1

VDD = +15V

VSS = –15V

VREFP = +10V

VREFN = –10V

ADA4808-1 BUFFERED

LOAD = 10MΩ | | 20pF

0

1

2

3

4

5

TIME (µs)

Figure 39. Rising Full-Scale Voltage Step

VDD = +15V

VSS = –15V

VREFP = +10V

VREFN = –10V

ADA4808-1 BUFFERED

LOAD = 10MΩ | | 20pF

0

1

2

3

4

5

TIME (µs)

Figure 40. Falling Full-Scale Voltage Step

Rev. F | Page 14 of 27

Share Link: