EVAL-AD5780SDZ View Datasheet(PDF) - Analog Devices

Part Name

Description

MFG CO.

EVAL-AD5780SDZ

System Ready, 18-Bit ±1 LSB INL, Voltage Output DAC

Analog Devices

'EVAL-AD5780SDZ' PDF : 27 Pages View PDF

Prev 11 12 13 14 15 16 17 18 19 20 Next

AD5780
1.0
±10V SPAN
+10V SPAN
0.5 +5V SPAN
0
–0.5
–1.0
–1.5
–2.0
–2.5
–3.0
–40
–20
0
VDD = +15V
VSS = –15V
AD8675 OUTPUT BUFFER
20
40
60
80
100
TEMPERATURE (°C)
Figure 35. Zero-Scale Error vs. Temperature
0
±10V SPAN
+10V SPAN
–0.5 +5V SPAN
–1.0
–1.5
–2.0
–2.5
–3.0
–3.5
–4.0
–40
VDD = +15V
VSS = –15V
AD8675 OUTPUT BUFFER
–20
0
20
40
60
80
100
TEMPERATURE (°C)
Figure 36. Gain Error vs. Temperature
900
TA = 25°C
800
700
600
500
IOVCC = 5V, LOGIC VOLTAGE
INCREASING
IOVCC = 5V, LOGIC VOLTAGE
DECREASING
IOVCC = 3V, LOGIC VOLTAGE
INCREASING
IOVCC = 3V, LOGIC VOLTAGE
DECREASING
400
300
200
100
0
0
1
2
3
4
5
6
LOGIC INPUT VOLTAGE (V)
Figure 37. IOICC vs. Logic Input Voltage
Data Sheet
0.010
0.008
IDD
0.006
0.004
0.002
0
–0.002
–0.004
–0.006
ISS
–0.008
–0.010
–20 –15 –10
–5
0
5
VDD/VSS (V)
10
15
20
Figure 38. Power Supply Currents vs. Power Supply Voltages
6
4
2
0
–2
–4
–6
–8
–10
–1
6
4
2
0
–2
–4
–6
–8
–10
–1
VDD = +15V
VSS = –15V
VREFP = +10V
VREFN = –10V
ADA4808-1 BUFFERED
LOAD = 10MΩ || 20pF
0
1
2
3
4
5
TIME (µs)
Figure 39. Rising Full-Scale Voltage Step
VDD = +15V
VSS = –15V
VREFP = +10V
VREFN = –10V
ADA4808-1 BUFFERED
LOAD = 10MΩ || 20pF
0
1
2
3
4
5
TIME (µs)
Figure 40. Falling Full-Scale Voltage Step
Rev. F | Page 14 of 27

Share Link: