Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

EVAL-AD7796EB View Datasheet(PDF) - Analog Devices

Part Name
Description
MFG CO.
'EVAL-AD7796EB' PDF : 24 Pages View PDF
1 2 3 4 5 6 7 8 9 10 Next
AD7796/AD7797
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
SCLK 1
16 DIN
CLK 2
CS 3
NC 4
AIN(+) 5
AD7796/
AD7797
TOP VIEW
(Not to Scale)
15 DOUT/RDY
14 DVDD
13 AVDD
12 GND
AIN(–) 6
11 NC
NC 7
10 REFIN(–)
NC 8
9 REFIN(+)
NC = NO CONNECT
Figure 5. Pin Configuration
Table 5. Pin Function Descriptions
Pin
No. Mnemonic
Description
1 SCLK
Serial Clock Input. This serial clock input is for data transfers to and from the ADC. The SCLK has a Schmitt-
triggered input, making the interface suitable for opto-isolated applications. The serial clock can be continuous
with all data transmitted in a constant train of pulses. Alternatively, it can be a noncontinuous clock with the
information being transmitted to or from the ADC in smaller batches of data.
2 CLK
Clock In/Clock Out. The internal clock can be made available at this pin. Alternatively, the internal clock can be
disabled, and the ADC can be driven by an external clock. This allows several ADCs to be driven from a common
clock, allowing simultaneous conversions to be performed.
3 CS
Chip Select Input. This is an active low logic input used to select the ADC. CS can be used to select the ADC in
systems with more than one device on the serial bus or as a frame synchronization signal in communicating
with the device. CS can be hardwired low, allowing the ADC to operate in 3-wire mode with SCLK, DIN, and
DOUT used to interface with the device.
4 NC
No Connect.
5 AIN(+)
Analog Input. AIN(+) is the positive terminal of the differential analog input pair AIN(+)/AIN(−).
6 AIN(−)
Analog Input. AIN(−) is the negative terminal of the differential analog input pair AIN(+)/AIN(−).
7 NC
No Connect.
8 NC
No Connect.
9 REFIN(+)
10 REFIN(−)
11 NC
Positive Reference Input/Analog Input. An external reference can be applied between REFIN(+) and REFIN(–).
REFIN(+) can lie anywhere between AVDD and GND + 0.1 V. The nominal reference voltage (REFIN(+) – REFIN(−)) is
2.5 V, but the parts function with a reference of 0.1 V to AVDD.
Negative Reference Input/Analog Input. REFIN(−) is the negative reference input for REFIN. This reference input
can lie anywhere between GND and AVDD − 0.1 V.
No Connect.
12 GND
Ground Reference Point.
13 AVDD
14 DVDD
15 DOUT/RDY
Supply Voltage, 2.7 V to 5.25 V.
Digital Interface Supply Voltage. The logic levels for the serial interface pins are related to this supply, which is
between 2.7 V and 5.25 V. The DVDD voltage is independent of the voltage on AVDD; therefore, AVDD can equal 5 V
with DVDD at 3 V or vice versa.
Serial Data Output/Data Ready Output. DOUT/RDY serves a dual purpose. It functions as a serial data output pin
to access the output shift register of the ADC. The output shift register can contain data from any of the on-chip
data or control registers. In addition, DOUT/RDY operates as a data ready pin, going low to indicate the completion
of a conversion. If the data is not read after the conversion, the pin goes high before the next update occurs.
The DOUT/RDY falling edge can be used as an interrupt to a processor, indicating that valid data is available.
With an external serial clock, the data can be read using the DOUT/RDY pin. With CS low, the data/control word
information is placed on the DOUT/RDY pin on the SCLK falling edge and is valid on the SCLK rising edge.
16 DIN
Serial Data Input. This serial data input accesses the input shift register on the ADC. Data in this shift register is
transferred to the control registers within the ADC; the register selection bits of the communication register
identify the appropriate register.
Rev. A | Page 8 of 24
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]