EVAL-AD7851CB View Datasheet(PDF) - Analog Devices

Part Name

Description

MFG CO.

EVAL-AD7851CB

14-Bit 333 kSPS Serial A/D Converter

Analog Devices 

Prev 11 12 13 14 15 16 17 18 19 20 Next

AD7851

–72

–74 AVDD = DVDD = 5.0V

100mV pk-pk SINEWAVE ON AVDD

–76 REFIN = 4.098 EXT REFERENCE

–78

–80

–82

–84

–86

–88

–90

0.91 13.4 25.7 38.3 50.3 63.5 74.8 87.4 100

INPUT FREQUENCY (kHz)

Figure 22. PSRR vs. Frequency

POWER-DOWN OPTIONS

The AD7851 provides flexible power management to allow the

user to achieve the best power performance for a given throughput

rate. The power management options are selected by programming

the power management bits, PMGT1 and PMGT0, in the con-

trol register and by use of the SLEEP pin. Table VI summarizes

the power-down options that are available and how they can be

selected by using either software, hardware, or a combination of

both. The AD7851 can be fully or partially powered down. When

fully powered down, all the on-chip circuitry is powered down

and IDD is 1 µA typ. If a partial power-down is selected, then all

the on-chip circuitry except the reference is powered down and IDD

is 400 µA typ. The choice of full or partial power-down does not

give any significant improvement in throughput with a power-down

between conversions. (This is discussed in the Power-Up Times

section which follows.) But a partial power-down does allow the

on-chip reference to be used externally even though the rest of the

AD7851 circuitry is powered down. It also allows the AD7851 to

be powered up faster after a long power-down period when using

the on-chip reference. (See the Using the Internal (On-Chip) Ref-

erence section which follows.)

When using the SLEEP pin, the power management bits

PMGT1 and PMGT0 should be set to 0 (default status on

power-up). Bringing the SLEEP pin logic high ensures normal

operation, and the part does not power down at any stage. This

may be necessary if the part is being used at high throughput

rates when it is not possible to power down between conver-

sions. If the user wishes to power down between conversions at

lower throughput rates (that is, <100 kSPS for the AD7851) to

achieve better power performances, then the SLEEP pin should

be tied logic low.

If the power-down options are to be selected in software only,

then the SLEEP pin should be tied logic high. By setting the

power management bits PMGT1 and PMGT0 as shown in

Table VI, a full power-down, full power-up, full power-down

between conversions, and a partial power-down between con-

versions can be selected.

A combination of hardware and software selection can also be

used to achieve the desired effect.

Table VI. Power Management Options

PMGT1 PMGT0 SLEEP

Bit

Bit

Pin

Comment

0

0

0

Full power-down between

conversions (HW/SW)

0

0

1

Full power-up (HW/SW)

0

1

X

Full power-down between

conversions (SW)

1

0

X

Full power-down (SW)

1

1

X

Partial power-down between

conversions (SW)

SW = Software selection, HW = Hardware selection.

ANALOG

(5V)

CURRENT, I = 12mA TYP

10␮F 0.01␮F

0.1␮F

6MHz/7MHz 285kHz/ 333kHz PULSE

OSCILLATOR

GENERATOR

0V TO VREF

INPUT

UNIPOLAR RANGE

0.1␮F

470nF

AIN(+) AVDD DVDD

AIN(–)

AMODE

CLKIN

SCLK

CREF1

CONVST

CREF2

0.01␮F

AD7851

SYNC

MASTER

CLOCK

INPUT

SERIAL CLOCK OUTPUT

CONVERSION

START INPUT

AUTO POWER-

DOWN AFTER

CONVERSION

DVDD

0.01␮F

AUTO CAL ON

POWER-UP

OPTIONAL

EXTERNAL

REFERENCE

SLEEP

DOUT

SERIAL DATA OUTPUT

POLARITY

CAL

AGND

DGND REFIN/REFOUT

DIN

SM1

SM2

REF198

INTERNAL

0.1␮F REFERENCE

DIN AT DGND

=> NO WRITING

TO DEVICE

SERIAL MODE

SELECTION BITS

3-WIRE MODE

SELECTED

Figure 23. Typical Low Power Circuit

LOW POWER

␮C/␮P

REV. B

–19–

Share Link: