Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

EVAL-ADM1064TQEBZ View Datasheet(PDF) - Analog Devices

Part Name
Description
MFG CO.
EVAL-ADM1064TQEBZ
ADI
Analog Devices ADI
'EVAL-ADM1064TQEBZ' PDF : 32 Pages View PDF
1 2 3 4 5 6 7 8 9 10 Next
ADM1064
Data Sheet
Parameter
Conversion Time
Offset Error
Input Noise
REFERENCE OUTPUT
Reference Output Voltage
Load Regulation
Minimum Load Capacitance
PSRR
PROGRAMMABLE DRIVER OUTPUTS
High Voltage (Charge Pump) Mode
(PDO1 to PDO6)
Output Impedance
VOH
IOUTAVG
Standard (Digital Output) Mode
(PDO1 to PDO10)
VOH
VOL
IOL2
ISINK2
RPULL-UP
ISOURCE (VPx)2
Min
Typ Max Unit
0.44
ms
84
ms
±2 LSB
0.25
LSB rms
2.043
1
2.048 2.053 V
−0.25
mV
0.25
mV
μF
60
dB
500
11
12.5 14 V
10.5
12 13.5 V
20
μA
2.4
VPU − 0.3
0
16
20
V
4.5 V
V
0.50 V
20 mA
60 mA
29 kΩ
2
mA
Three-State Output Leakage Current
Oscillator Frequency
90
DIGITAL INPUTS (VXx, A0, A1)
Input High Voltage, VIH
2.0
Input Low Voltage, VIL
Input High Current, IIH
−1
Input Low Current, IIL
Input Capacitance
Programmable Pull-Down Current, IPULL-DOWN
SERIAL BUS DIGITAL INPUTS (SDA, SCL)
Input High Voltage, VIH
2.0
Input Low Voltage, VIL
Output Low Voltage, VOL2
SERIAL BUS TIMING3
Clock Frequency, fSCLK
Bus Free Time, tBUF
1.3
Start Setup Time, tSU;STA
0.6
Stop Setup Time, tSU;STO
0.6
Start Hold Time, tHD;STA
0.6
SCL Low Time, tLOW
1.3
SCL High Time, tHIGH
0.6
SCL, SDA Rise Time, tR
SCL, SDA Fall Time, tF
10 μA
100 110 kHz
V
0.8 V
μA
1
μA
5
pF
20
μA
V
0.8 V
0.4 V
400 kHz
μs
μs
μs
μs
μs
μs
300 ns
300 ns
Test Conditions/Comments
One conversion on one channel
All 12 channels selected, averaging enabled
VREFIN = 2.048 V
Direct input (no attenuator)
No load
Sourcing current
Sinking current
Capacitor required for decoupling, stability
DC
IOH = 0 μA
IOH = 1 μA
2 V < VOH < 7 V
VPU (pull-up to VDDCAP or VPx) = 2.7 V, IOH = 0.5 mA
VPU to VPx = 6.0 V, IOH = 0 mA
VPU ≤ 2.7 V, IOH = 0.5 mA
IOL = 20 mA
Maximum sink current per PDOx pin
Maximum total sink for all PDOx pins
Internal pull-up
Current load on any VPx pull-ups, that is, total source
current available through any number of PDOx pull-up
switches configured onto any one VPx pin
VPDO = 14.4 V
All on-chip time delays derived from this clock
Maximum VIN = 5.5 V
Maximum VIN = 5.5 V
VIN = 5.5 V
VIN = 0
VDDCAP = 4.75 V, TA = 25°C, if known logic state is
required
IOUT = −3.0 mA
Rev. E | Page 6 of 31
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]