Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

EVAL-ADV7619EB1Z View Datasheet(PDF) - Analog Devices

Part Name
Description
MFG CO.
EVAL-ADV7619EB1Z
ADI
Analog Devices ADI
'EVAL-ADV7619EB1Z' PDF : 24 Pages View PDF
ADV7619
Data Sheet
Pin No. Mnemonic
102
AP2
103
AP3
104
AP4
105
SCLK/INT2
106
AP5
107
MCLK/INT2
108
DVDD
109
SDA
110
SCL
111
INT1
112
RESET
113
CS
114
PVDD
115
XTALP
116
XTALN
117
DVDD
118
CEC
119
DDCB_SCL
120
DDCB_SDA
121
HPA_B
122
RXB_5V
123
DDCA_SCL
124
DDCA_SDA
125
HPA_A/INT2
126
RXA_5V
127
NC
128
NC
Type
Miscellaneous
Miscellaneous
Miscellaneous
Miscellaneous digital
Miscellaneous
Miscellaneous digital
Power
Miscellaneous digital
Miscellaneous digital
Miscellaneous digital
Miscellaneous digital
Miscellaneous digital
Power
Miscellaneous
Miscellaneous
Power
Digital input/output
HDMI input
HDMI input
Miscellaneous digital
HDMI input
HDMI input
HDMI input
Miscellaneous digital
HDMI input
No connect
No connect
Description
Audio Output Pin. This pin can be configured to output S/PDIF digital audio, high bit
rate (HBR), Direct Stream Digital (DSD), or I2S.
Audio Output Pin. This pin can be configured to output S/PDIF digital audio, high bit
rate (HBR), Direct Stream Digital (DSD), or I2S.
Audio Output Pin. This pin can be configured to output S/PDIF digital audio, high bit
rate (HBR), Direct Stream Digital (DSD), or I2S.
Serial Clock/Interrupt 2. This dual-function pin can be configured to output the audio
serial clock or an Interrupt 2 signal.
Audio Output Pin. This pin can be configured to output S/PDIF digital audio, high bit
rate (HBR), or Direct Stream Digital (DSD). Pin AP5 is typically used to provide the
LRCLK for I2S modes.
Master Clock/Interrupt 2. This dual-function pin can be configured to output the audio
master clock or an Interrupt 2 signal.
Digital Core Supply Voltage (1.8 V).
I2C Port Serial Data Input/Output Pin. SDA is the data line for the control port.
I2C Port Serial Clock Input. SCL is the clock line for the control port.
Interrupt. This pin can be active low or active high. When status bits change, this pin is
triggered. The events that trigger an interrupt are user configurable.
System Reset Input. Active low. A minimum low reset pulse width of 5 ms is required
to reset the ADV7619 circuitry.
Chip Select. This pin has an internal pull-down. Pulling this line up causes I2C state
machine to ignore I2C transmission.
PLL Supply Voltage (1.8 V).
Input Pin for 28.63636 MHz Crystal or External 1.8 V, 28.63636 MHz Clock Oscillator
Source to Clock the ADV7619.
Crystal Input. Input pin for 28.63636 MHz crystal.
Digital Core Supply Voltage (1.8 V).
Consumer Electronics Control Channel.
HDCP Slave Serial Clock Port B. DDCB_SCL is a 3.3 V input that is 5 V tolerant.
HDCP Slave Serial Data Port B. DDCB_SDA is a 3.3 V input that is 5 V tolerant.
Hot Plug Assert Signal Output for HDMI Port B.
5 V Detect Pin for Port B in the HDMI Interface.
HDCP Slave Serial Clock Port A. DDCA_SCL is a 3.3 V input that is 5 V tolerant.
HDCP Slave Serial Data Port A. DDCA_SDA is a 3.3 V input that is 5 V tolerant.
Hot Plug Assert/Interrupt 2. This dual-function pin can be configured to output the
Hot Plug assert signal for HDMI Port A or an Interrupt 2 signal.
5 V Detect Pin for Port A in the HDMI Interface.
No Connect. Do not connect to this pin.
No Connect. Do not connect to this pin.
Rev. B | Page 12 of 24
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]