FDC37B78X View Datasheet(PDF) - SMSC -> Microchip

Part Name

Description

MFG CO.

FDC37B78X

Enhanced Super I/O Controller with ACPI Support, Real Time Clock and Consumer IR

SMSC -> Microchip 

Prev 111 112 113 114 115 116 117 118 119 120 Next

SERIAL INTERRUPTS

The FDC37B78x will support the serial interrupt to transmit interrupt information to the host system.

The serial interrupt scheme adheres to the Serial IRQ Specification for PCI Systems, Version 6.0.

Timing Diagrams For IRQSER Cycle

PCICLK = 33Mhz_IN pin

IRQSER = SIRQ pin

A) Start Frame timing with source sampled a low pulse on IRQ1

PCICLK

IRQSER

Drive Source

SL START FRAME

IRQ0 FRAME IRQ1 FRAME IRQ2 FRAME

or

H

H

RT SRT SRT SRT

START1

IRQ1 Host Controller

None

IRQ1

None

H=Host Control

SL=Slave Control

S=Sample

R=Recovery

T=Turn-around

1) Start Frame pulse can be 4-8 clocks wide.

117

Share Link: