Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

FX909AP4 View Datasheet(PDF) - CML Microsystems Plc

Part Name
Description
MFG CO.
FX909AP4
CML
CML Microsystems Plc CML
'FX909AP4' PDF : 47 Pages View PDF
Prev 41 42 43 44 45 46 47
Wireless Modem Data Pump
Operating Characteristics
For the following conditions unless otherwise specified:
Xtal Frequency = 4.096MHz, Bit Rate = 8k bits/sec, Noise Bandwidth = Bit Rate,
VDD = 3.3V to 5.0V, Tamb = - 40°C to +85°C.
DC Parameters
IDD (not powersaved)
IDD (powersaved)
IDD (not powersaved)
IDD (powersaved)
(VDD = 3.3V)
(VDD = 3.3V)
(VDD = 5.0V)
(VDD = 5.0V)
Notes
1
1
1
1
Min.
Typ.
2.2
0.4
3
0.9
Max.
3.3
0.6
4.5
1.4
AC Parameters
Tx Output
TXOP Impedance (not powersaved)
TXOP Impedance (powersaved)
Signal Level
Tx Data Delay
2
1.0
2.5
2
300
3
0.9
1.0
1.1
4
4
6
Rx Input
RXIN Impedance (at 100Hz)
10.0
RXIN Amp Voltage Gain (I/P = 1mVrms at 100Hz)
500
Input Signal Level
5
0.7
1.0
1.3
Rx Data Delay
6
3.5
Xtal/Clock Input
'High' Pulse Width
'Low' Pulse Width
Input Impedance (at 100Hz)
Gain (I/P = 1mVrms at 100Hz)
7
40
7
40
10.0
20
µC Interface
Input Logic "1" Level
Input Logic "0" Level
Input Leakage Current (Vin = 0 to VDD)
Input Capacitance
Output Logic "1" Level (lOH = 120µA)
Output Logic "0" Level (lOL = 360µA)
'Off' State Leakage Current (Vout = VDD)
8, 9 70%
8, 9
8, 9
5.0
8, 9
10.0
9 90%
9,10
10
30%
+5.0
10%
10
FX909A
Units
mA
mA
mA
mA
k
k
V pk-pk
bits
M
V/V
V pk-pk
bits
ns
ns
M
dB
VDD
VDD
µA
pF
VDD
VDD
µA
Notes:
1. Not including any current drawn from the modem pins by external circuitry.
2. Small signal impedance, at VDD = 5.0V and Tamb = 25°C.
3. For "1111000011110000.." bit sequence, at VDD = 5.0V and Tamb = 25°C
(output level is proportional to VDD).
4. Measured between issuing first task after idle and the centre of the first bit at TXOP
(See Figure 7, 'The Transmit Process').
5. For optimum performance, measured at RXFB pin,
for a "...11110000..." bit sequence, at VDD = 5.0V and Tamb = 25°C.
6. Measured between centre of last bit of an Rx single byte or Frame Sync at RXIN and an IRQ
interrupt to the host µC.
7. Timing for an external input to the CLOCK/XTAL pin.
8. WRN, RDN, CSN, A0 and A1 pins.
9. D0 - D7 pins.
10. IRQN pin.
© 1996 Consumer Microcircuits Limited
41
D/909A/4
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]