HD4074329FS View Datasheet(PDF) - Hitachi -> Renesas Electronics
Part Name
Description
MFG CO.
'HD4074329FS' PDF : 94 Pages View PDF
HD404328 Series
Instruction cycles
1
2
3
4
5
6
Instruction
execution
Interrupt
acceptance
Stacking;
IE reset
Stacking;
vector address
generation
Execution of JMPL
instruction at vector address
The stack is accessed and the IE reset after the instruction
is executed, even if it is a two-cycle instruction.
Figure 7 Interrupt Processing Sequence
Execution of
instruction at
start address
of interrupt
routine
20
Share Link: 
