IC42S32200L-6B View Datasheet(PDF) - Integrated Circuit Systems

Part Name

Description

MFG CO.

IC42S32200L-6B

512K Words x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM

Integrated Circuit Systems 

Prev 21 22 23 24 25 26 27 28 29 30 Next

IC42S32200

IC42S32200L

Figure 6.2.Clock Suspension During Burst Read (Using CKE)

(Burst Length=4,CAS#Latency=2)

T0 T 1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T 11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22

CLK

tCK2

CKE

CS#

RAS#

CAS#

WE#

BS0,1

A10

RAx

A0-A9

RAx

CAx

DQM

DQ Hi-Z

Ax0

Ax1

Ax2

tHZ

Ax3

Activate

Command

Bank A

Read

Command

Bank A

Clock Suspend

1 Cycle

Clock Suspend

2 Cycle

Note:CKE to CLK disable/enable =1 clock

Clock Suspend

3 Cycle

Integrated Circuit Solution Inc.

29

DR036-0D 02/04/2005

Share Link: