IC42S32200L-7B View Datasheet(PDF) - Integrated Circuit Systems

Part Name

Description

MFG CO.

IC42S32200L-7B

512K Words x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM

Integrated Circuit Systems 

Prev 11 12 13 14 15 16 17 18 19 20 Next

IC42S32200

IC42S32200L

7 Mode Register Set command

(RAS#=”L”,CAS#=”L”,WE#=”L”,BS0,1 and A10-A0 =Register Data)

The mode register stores the data for controlling the various operating modes of SDRAM.The Mode Regis-

ter Set command programs the values of CAS#latency,Addressing Mode and Burst Length in the Mode register

to make SDRAM useful for a variety of different applications.The default values of the Mode Register after power-

up are undefined;therefore this command must be issued at the power-up sequence.The state of pins BS0,1 and

A10~A0 in the same cycle is the data written to the mode register.One clock cycle is required to complete the write

in the mode register (refer to the following figure).The contents of the mode register can be changed using the

same command and the clock cycle requirements during operation as long as all banks are in the idle state.

Integrated Circuit Solution Inc.

15

DR036-0D 02/04/2005

Share Link: