ICS1524MT View Datasheet(PDF) - Integrated Circuit Systems

Part Name

Description

MFG CO.

ICS1524MT

Dual Output Phase Controlled SSTL_3/PECL Clock Generator

Integrated Circuit Systems 

1 2 3 4 5 6 7 8 9 10 Next

ICS1524

Document Revision History

Rev A

ICS1523 Rev T Datasheet used as a starting template

New Block Diagram substituted for old 1523 one

Removed reference to CLK / 2 Functionality

Created a set of clock outputs that bypass the DPA

External PDEN is now the IN-SEL MUX control bit

Text descriptions changed to support new 1524 block diagram

Rev B

Replaced page 15 “Layout Guidelines”

Replaced SIOC Package diagram on page 22

“Advanced Status” removed

Redrew front page graphics for clairity

Rev C

Corrected Chip Revision and Chip Version values on page 5

Changed Title on Page 1

Minor format changes to pages 8 and 21

Corrected pin names on page 10

ICS1524 Rev C 01/31/2003

2

Share Link: