Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ICS1532A View Datasheet(PDF) - Integrated Device Technology

Part Name
Description
MFG CO.
ICS1532A
IDT
Integrated Device Technology IDT
'ICS1532A' PDF : 36 Pages View PDF
ICS1532
110 MHZ TRIPLE 8-BIT ADC WITH CLOCK GENERATOR
Chapter 10 Programming
10.1 I2C Serial Bus: Data Format
Figure 10-1. ICS1532 Data Format for I2C Serial Bus
W r ite Pr o ce d u r e fo r Sin g le Re g is te r
MSB
LSB
S 0 1 0 0 1 0 XWA
S la v e a d d r e s s
Re gs ite r In d e x
A
Data
A Stop
Re ad Pr o ce d u r e fo r Sin g le Re g is te r
MSB
LSB
S 0 1 0 0 1 0 XWA
S la v e a d d r e s s
Re gs ite r In d e x
W r ite Pr o ce d u r e fo r M u ltip le Re g is te r s (No te 1)
MSB
LSB
S 0 1 0 0 1 0 XWA
S la v e a d d r e s s
Re gs ite r In d e x
MSB
LSB
A S 0 1 0 0 1 0 X RA
S la v e a d d r e s s
Repeat STA RT
A
A
Data
Data
A Stop
NO A c kn ow led ge
A
Data
A Stop
Re ad Pr o ce d u r e fo r M u ltip le Re g is te r s (No te 1)
MSB
LSB
MSB
LSB
S 0 1 0 0 1 0 XWA
A S 0 1 0 0 1 0 X RA
A
S la v e a d d r e s s
Re gs ite r In d e x
S la v e a d d r e s s
Data
Repeat STA RT
Legend
A ll v alues are s ent with the m os t-s ignific ant bit (M S B ) firs t and leas t-s ignific ant bit (LS B ) las t.
R = Read = 1
W = W rite = 0
S = S tart (S DA goes low when S CL was high, then S CL goes low too)
A = A CK = A cknowledge = 0
A = NA K = No A cknowlege = 1
X = B it value that equals logic state of S B A DR pin.
A Stop
Data
NO A c kno w ledg e
= (Das hed Line) M ultiple trans ac tions
B us M as ter driv es s ignal to ICS 1532
ICS 1532 (S lav e Dev ic e) driv es s ignal to B us M as ter
Note: In general, the:
Lower nibble of the I2C register automatically increments after each successive data byte is written to or
read from the ICS1532.
Upper nibble of the I2C register does not automatically increment, and the software must explicitly
re-address the ICS1532. As a result, to write or read all the ICS1532 registers, the software:
– Must NOT index 0 and then do 64 one-byte transactions.
– Must break the transactions into at least four separate bus transactions:
(1) 00 to 0F (2) 10 to 1F (3) 20 to 2F (4) 30 to 3F
MDS 1532 G
21
www.idt.com
Revision 060804
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]