ICS1893AF View Datasheet(PDF) - Integrated Circuit Systems
Part Name
Description
MFG CO.
'ICS1893AF' PDF : 136 Pages View PDF
ICS1893AF Data Sheet - Release
Chapter 10 DC and AC Operating Conditions
10.5.3 Timing for Receive Clock (RXCLK) Pins
Table 10-10 lists the significant time periods for signals on the Receive Clock (RXCLK) pins for the various
interfaces. Figure 10-4 shows the timing diagram for the time periods.
Table 10-10. MII Receive Clock Timing
Time
Period
Parameter
t1 RXCLK Duty Cycle
t2a RXCLK Period
t2b RXCLK Period
Conditions
–
100M MII (100Base-TX)
10M MII (10Base-T)
Min. Typ. Max. Units
35 50 65 %
– 40 –
ns
– 400 –
ns
Figure 10-4. Receive Clock Timing Diagram
t1
RXCLK
t2
ICS1893AF, Rev D 10/26/04
Copyright © 2004, Integrated Circuit Systems, Inc.
All rights reserved.
116
October, 2004
Share Link: 
