ICS1893CY-10LF View Datasheet(PDF) - Integrated Circuit Systems
Part Name
Description
MFG CO.
'ICS1893CY-10LF' PDF : 143 Pages View PDF
ICS1893CY-10 - Release
Chapter 5 Interface Overviews
5.4 Serial Management Interface
The ICS1893CY-10 provides an ISO/IEC compliant, two-wire Serial Management Interface as part of its
MAC/Repeater Interface. This Serial Management Interface is used to exchange control, status, and
configuration information between a Station Management entity (STA) and the physical layer device (PHY),
that is, the ICS1893CY-10.
The ISO/IEC standard also specifies a frame structure and protocol for this interface as well as a set of
Management Registers that provide the STA with access to a PHY such as the ICS1893CY-10. A Serial
Management Interface is comprised of two signals: a bi-directional data pin (MDIO) along with an
associated input pin for a clock (MDC). The clock is used to synchronize all data transfers between the
ICS1893CY-10 and the STA.
In addition to the ISO/IEC defined registers, the ICS1893CY-10 provides several extended status and
control registers to provide more refined control of the MII and MDI interfaces. For example, the QuickPoll
Detailed Status Register provides the ability to acquire the most-important status functions with a single
MDIO read.
Note: In the ICS1893CY-10, the MDIO and MDC pins remain active for all the MAC/Repeater Interface
modes (that is, 10M MII, 100M MII, 100M Symbol, and 10M Serial).
5.5 Twisted-Pair Interface
For the twisted-pair interface, the ICS1893CY-10 uses 1:1 ratio transformers for both transmit and receive.
Better operation results from using a split ground plane through the transformer. In this case:
• The RJ-45 transformer windings must be on the chassis ground plane along with the Bob Smith
termination.
• The ICS1893CY-10 system ground plane must include the ICS1893CY-10-side transformer windings
along with the 49.9Ω resistors and the 100-nF capacitor.
• The transformer provides the isolation with one set of windings on one ground plane and another set of
windings on the second ground plane.
5.5.1 Twisted-Pair Interface
The twisted-pair transmitter driver uses an H-bridge configuration. ICS transformer requirements:
• Turns Ratio 1:1
• Chokes may be used on chip or cable side or both sides
• No power connections to the transformer. Transformer power is supplied by the ICS1893CY-10
• MIDCOM 7090-37 or equivalent symetrical magnetics are used
Figure 5-1 shows the design for the ICS1893CY-10 twisted-pair interface.
• Two 49.9Ω 1% resistors are in series, with a 100-nF capacitor to ground between them. These components
form a network that connects across both pairs of twisted pairs A and B.
• Both twisted pairs A and B have an assigned plus and minus polarity.
Note:
1. Keep all TX traces as short as possible.
2. When longer board twisted pair traces are used, 50Ω-characteristic board trace impedance is
desirable.
ICS1893CY-10 Rev 1/07
Copyright © 2007, Integrated Device Technology, Inc.
All rights reserved.
29
Share Link: 
